Savior: A Reliable Fault Resilient Router Architecture for Network-on-Chip
The router plays an important role in communication among different processing cores in on-chip networks. Technology scaling on one hand has enabled the designers to integrate multiple processing components on a single chip; on the other hand, it becomes the reason for faults. A generic router consi...
Main Authors: | Ayaz Hussain, Muhammad Irfan, Naveed Khan Baloch, Umar Draz, Tariq Ali, Adam Glowacz, Larisa Dunai, Jose Antonino-Daviu |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-10-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/9/11/1783 |
Similar Items
-
NoCGuard: A Reliable Network-on-Chip Router Architecture
by: Muhammad Akmal Shafique, et al.
Published: (2020-02-01) -
Tolerating Permanent Faults in the Input Port of the Network on Chip Router
by: Hala J. Mohammed, et al.
Published: (2019-02-01) -
Fault-Tolerant Network-On-Chip Router Architecture Design for Heterogeneous Computing Systems in the Context of Internet of Things
by: Muhammad Rashid, et al.
Published: (2020-09-01) -
Design and Simulation of Fault Tolerant Algorithms in Network-on-Chip
by: Nasibeh Siadaty, et al.
Published: (2008-05-01) -
A novel buffering fault‐tolerance approach for network on chip (NoC)
by: Nima Jafarzadeh, et al.
Published: (2023-07-01)