A High-Performance and Flexible Architecture for Accelerating SDN on the MPSoC Platform
Software-defined networking has been developing in recent years and the separation of the control plane and the data plane has made networks more flexible. Due to its flexibility, the software method is used to implement the data plane. However, with increasing network speed, the CPU is becoming una...
Main Authors: | Meng Sha, Zhichuan Guo, Yunfei Guo, Xuewen Zeng |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-10-01
|
Series: | Micromachines |
Subjects: | |
Online Access: | https://www.mdpi.com/2072-666X/13/11/1854 |
Similar Items
-
Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV Architecture
by: Tong Duan, et al.
Published: (2017-08-01) -
Design Space Exploration of HW Accelerators and Network Infrastructure for FPGA-Based MPSoC
by: Bouthaina Dammak, et al.
Published: (2024-01-01) -
AccelSDP: A Reconfigurable Accelerator for Software Data Plane Based on FPGA SmartNIC
by: Xiaoying Huang, et al.
Published: (2021-08-01) -
Exploiting Multi-Level Parallelism for Run-Time Adaptive Inverse Kinematics on Heterogeneous MPSoCs
by: Leonardo Suriano, et al.
Published: (2020-01-01) -
A New Hardware Architecture for Fuzzy Logic System Acceleration
by: Aumalhuda Gani Abood, et al.
Published: (2016-12-01)