Power Optimization For Multi-Core Memory Controller Using Intelligent Clock Gating Technique

Power Optimization For Multi-Core Memory Controller Using Intelligent Clock Gating Technique

The demand for low-power digital systems is increasing daily, especially for the multi-core design on SoC. Different IP cores of the existing multi-core memory controller need to communicate to achieve specific tasks on the same die. The system clock toggles each synchronous part of the multi-core m...

Cur síos iomlán

Sonraí bibleagrafaíochta
Príomhchruthaitheoirí:	NOAMI Ahmed, KUMAR PRADEEP Boya, SEKHAR PAIDIMARRY Chandra
Formáid:	Alt
Teanga:	English
Foilsithe / Cruthaithe:	Editura Universităţii din Oradea 2022-10-01
Sraith:	Journal of Electrical and Electronics Engineering
Ábhair:	clock gating dynamic power ip cores multi-core system memory controller
Rochtain ar líne:	http://electroinf.uoradea.ro/images/articles/CERCETARE/Reviste/JEEE/JEEE_V15_N2_OCT_2022/NOAMI_JEEE.pdf

Míreanna comhchosúla

Clock at the Core of Cancer Development
de réir: Sonal A. Patel, et al.
Foilsithe / Cruthaithe: (2021-02-01)

A power-efficient pipeline based clock gating FIFO for a dual ported memory array
de réir: S. Dhanasekar, et al.
Foilsithe / Cruthaithe: (2023-04-01)

Implementation of Clock Gating for Power Optimizing in Synchronous Design
de réir: Hussein Shakor Mogheer, et al.
Foilsithe / Cruthaithe: (2018-09-01)

PPARG stimulation restored lung mRNA expression of core clock, inflammation‐ and metabolism‐related genes disrupted by reversed feeding in male mice
de réir: Oksana Shlykova, et al.
Foilsithe / Cruthaithe: (2023-09-01)

A design of the universal color-space converter IP-cores based on field - programmalle gate array
de réir: Van Nghia Tran
Foilsithe / Cruthaithe: (2017-03-01)

Implementation of Clock Gating for Power Optimizing in Synchronous Design
de réir: Hussein Shakor Mogheer, et al.
Foilsithe / Cruthaithe: (2018-09-01)

Core clock gene, Bmal1, is required for optimal second-level interval production
de réir: Yoon Kyoung Kim, et al.
Foilsithe / Cruthaithe: (2023-12-01)

Prognostic values of the core components of the mammalian circadian clock in prostate cancer
de réir: Wenchang Yue, et al.
Foilsithe / Cruthaithe: (2021-12-01)

Securing IP Cores for DSP Applications Using Structural Obfuscation and Chromosomal DNA Impression
de réir: Anirban Sengupta, et al.
Foilsithe / Cruthaithe: (2022-01-01)

Core Circadian Clock Proteins as Biomarkers of Progression in Colorectal Cancer
de réir: María I. Aroca-Siendones, et al.
Foilsithe / Cruthaithe: (2021-08-01)

Capability exposure deployment of IMS core network
de réir: Wei QIU, et al.
Foilsithe / Cruthaithe: (2017-04-01)

Capability exposure deployment of IMS core network
de réir: Wei QIU, et al.
Foilsithe / Cruthaithe: (2017-04-01)

Expression of periferal core molecular clock genes in oral mucosa depends on the chronotype in patients with maxillofacial cellulitis
de réir: Kateryna Lokes, et al.
Foilsithe / Cruthaithe: (2023-09-01)

A Framework for Hardware Efficient Reusable IP Core for Grayscale Image CODEC
de réir: Anirban Sengupta, et al.
Foilsithe / Cruthaithe: (2018-01-01)

Research on inter-core crosstalk characteristics of real multi-core fibers with multi-core excitation
de réir: Lian XIANG, et al.
Foilsithe / Cruthaithe: (2022-11-01)

Research on inter-core crosstalk characteristics of real multi-core fibers with multi-core excitation
de réir: Lian XIANG, et al.
Foilsithe / Cruthaithe: (2022-11-01)

KARAKTERISTIK MAGNETIK LAPISAN TIPIS NI-FE SEBAGAI FLAT CORE FLUX GATE SENSOR
de réir: B. Purnama, et al.
Foilsithe / Cruthaithe: (2013-07-01)

Integrated development environment for multi-core systems
de réir: Krunić Momčilo V., et al.
Foilsithe / Cruthaithe: (2014-01-01)

Characterization of Shared-memory Multi-core Applications
de réir: Mohammed Sultan Mohammed, et al.
Foilsithe / Cruthaithe: (2016-04-01)

Diversified Intelligent Terminal Devices Unified Access and Data Communication Technology
de réir: Xueyan Wang, et al.
Foilsithe / Cruthaithe: (2024-01-01)

VLSI Synthesis for Low-Power Clocking in Synchronous Designs
de réir: Naseer Alwan Hussein, et al.
Foilsithe / Cruthaithe: (2024-06-01)

The Migration of Engine ECU Software From Single-Core to Multi-Core
de réir: Jun Young Moon, et al.
Foilsithe / Cruthaithe: (2021-01-01)

Perancangan dan Implementasi Algoritma DES untuk Mikroprosesor Enkripsi dan Dekripsi pada FPGA
de réir: Imaduddin Amrullah Muslim, et al.
Foilsithe / Cruthaithe: (2015-04-01)

Parallel Computation of Multi-GNSS and Multi-Frequency Inter-Frequency Clock Biases and Observable-Specific Biases
de réir: Linyang Li, et al.
Foilsithe / Cruthaithe: (2023-04-01)

Dynamic power management techniques in multi-core architectures: A survey study
de réir: Khaled M. Attia, et al.
Foilsithe / Cruthaithe: (2017-09-01)

The evolution and function of the PSEUDO RESPONSE REGULATOR gene family in the plant circadian clock
de réir: Carlos Takeshi Hotta
Foilsithe / Cruthaithe: (2022-09-01)

A Simulation Study of a Gate-All-Around Nanowire Transistor with a Core–Insulator
de réir: Yannan Zhang, et al.
Foilsithe / Cruthaithe: (2020-02-01)

Feto-Maternal Crosstalk in the Development of the Circadian Clock System
de réir: Mariana Astiz, et al.
Foilsithe / Cruthaithe: (2021-01-01)

Bidirectional regulation between circadian clock and ABA signaling
de réir: Young Yeop Jeong, et al.
Foilsithe / Cruthaithe: (2017-03-01)

Hardware-accelerated real-time IP flow measurement method for multi-core architecture
de réir: ZHU Chao1, et al.
Foilsithe / Cruthaithe: (2008-01-01)

Hardware-accelerated real-time IP flow measurement method for multi-core architecture
de réir: ZHU Chao1, et al.
Foilsithe / Cruthaithe: (2008-01-01)

A clock domain crossing multi-master-slave lightweight on-chip bus based on OCP
de réir: Zhao Jiahe, et al.
Foilsithe / Cruthaithe: (2023-02-01)

Core knowledge and working memory as prerequisites of early school arithmetic
de réir: Dominique Arndt
Foilsithe / Cruthaithe: (2013-06-01)

A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers
de réir: Gianluca Giustolisi, et al.
Foilsithe / Cruthaithe: (2022-01-01)

High-Performance Computing of Real-Time and Multichannel Histograms: A Full FPGA Approach
de réir: Andrea Costa, et al.
Foilsithe / Cruthaithe: (2022-01-01)

A dynamic core evolutionary clustering algorithm based on saturated memory
de réir: Haibin Xie, et al.
Foilsithe / Cruthaithe: (2023-10-01)

Implementation of Multi-Core Processor Based on PLASMA (most MIPS I) IP Core
de réir: Bojan Gruevski, et al.
Foilsithe / Cruthaithe: (2014-03-01)

Regulation of long-term memory by a few clock neurons in Drosophila
de réir: Rei Shirakawa, et al.
Foilsithe / Cruthaithe: (2024-05-01)

Cores and core logging for geoscientists /
de réir: Blackbourn, Graham A. author
Foilsithe / Cruthaithe: (2012)

Hard IP Core Nondestructive Testing Technology
de réir: Kun Yu, et al.
Foilsithe / Cruthaithe: (2019-06-01)