A Real-Time Cache Side-Channel Attack Detection System on RISC-V Out-of-Order Processor
Computer designers have included techniques such as speculative execution and caching to optimize speed and performance. Unfortunately, they could be exploited by the recently discovered cache-side channel attack, spectre. The purpose of this research is to resolve this problem on the open-source RI...
Main Authors: | Anh-Tien Le, Trong-Thuc Hoang, Ba-Anh Dao, Akira Tsukamoto, Kuniyasu Suzaki, Cong-Kha Pham |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9645559/ |
Similar Items
-
Correlation Power Analysis Attack Resisted Cryptographic RISC-V SoC With Random Dynamic Frequency Scaling Countermeasure
by: Ba-Anh Dao, et al.
Published: (2021-01-01) -
CCALK: (When) CVA6 Cache Associativity Leaks the Key
by: Valentin Martinoli, et al.
Published: (2022-12-01) -
Exploiting the Back-Gate Biasing Technique as a Countermeasure Against Power Analysis Attacks
by: Ba-Anh Dao, et al.
Published: (2021-01-01) -
Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA
by: Khai-Minh Ma, et al.
Published: (2023-05-01) -
Hardware Software Co-Design for Multi-Threaded Computation on RISC-V-Based Multicore System
by: Binh Kieu-do-Nguyen, et al.
Published: (2024-01-01)