Design Method of Vertical Lattice Loop Structure for Parasitic Inductance Reduction in a GaN HEMTs-Based Converter
Among the wide-bandgap devices, gallium nitride high electron mobility transistors (GaN HEMTs) are contributing to the high power density technology of power conversion systems due to their excellent physical properties. In contrast, the driving voltage and threshold voltage are relatively low compa...
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2022-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/9940951/ |
| _version_ | 1797988539231633408 |
|---|---|
| author | Si-Seok Yang Sung-Soo Min Chan-Hyeok Eom Rae-Young Kim Gi-Young Lee |
| author_facet | Si-Seok Yang Sung-Soo Min Chan-Hyeok Eom Rae-Young Kim Gi-Young Lee |
| author_sort | Si-Seok Yang |
| collection | DOAJ |
| description | Among the wide-bandgap devices, gallium nitride high electron mobility transistors (GaN HEMTs) are contributing to the high power density technology of power conversion systems due to their excellent physical properties. In contrast, the driving voltage and threshold voltage are relatively low compared to conventional power semiconductor devices, so a reliable circuit design is required. In this paper, a parasitic inductance reduction design method for the stable driving of GaN HEMTs is proposed. To reduce parasitic inductance, we propose a vertical lattice loop structure having multiple loops, and this method can be applied regardless of the package type and shape of GaN HEMT. For the design of the proposed vertical lattice loop structure, the reference loop is defined to minimize leakage inductance and the identical loop is vertically stacked. The proposed structure is applied 6-layer PCB design example and verified by experimental results. Furthermore, the proposed design method is applied at the buck converter, and improved efficiency is verified from 600 kHz to 1MHz switching frequency. |
| first_indexed | 2024-04-11T08:05:38Z |
| format | Article |
| id | doaj.art-2c62074775f548b8a92478ad81b9a168 |
| institution | Directory Open Access Journal |
| issn | 2169-3536 |
| language | English |
| last_indexed | 2024-04-11T08:05:38Z |
| publishDate | 2022-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Access |
| spelling | doaj.art-2c62074775f548b8a92478ad81b9a1682022-12-22T04:35:34ZengIEEEIEEE Access2169-35362022-01-011011721511722410.1109/ACCESS.2022.32203259940951Design Method of Vertical Lattice Loop Structure for Parasitic Inductance Reduction in a GaN HEMTs-Based ConverterSi-Seok Yang0Sung-Soo Min1https://orcid.org/0000-0003-4275-4049Chan-Hyeok Eom2https://orcid.org/0000-0002-3213-587XRae-Young Kim3https://orcid.org/0000-0002-3753-7720Gi-Young Lee4https://orcid.org/0000-0003-3589-2814Department of Electrical and Biomedical Engineering, Hanyang University, Seoul, South KoreaDepartment of Electrical and Biomedical Engineering, Hanyang University, Seoul, South KoreaDepartment of Electrical and Biomedical Engineering, Hanyang University, Seoul, South KoreaDepartment of Electrical and Biomedical Engineering, Hanyang University, Seoul, South KoreaDepartment of Electrical Engineering, Gyeongsang National University, Jinju-si, South KoreaAmong the wide-bandgap devices, gallium nitride high electron mobility transistors (GaN HEMTs) are contributing to the high power density technology of power conversion systems due to their excellent physical properties. In contrast, the driving voltage and threshold voltage are relatively low compared to conventional power semiconductor devices, so a reliable circuit design is required. In this paper, a parasitic inductance reduction design method for the stable driving of GaN HEMTs is proposed. To reduce parasitic inductance, we propose a vertical lattice loop structure having multiple loops, and this method can be applied regardless of the package type and shape of GaN HEMT. For the design of the proposed vertical lattice loop structure, the reference loop is defined to minimize leakage inductance and the identical loop is vertically stacked. The proposed structure is applied 6-layer PCB design example and verified by experimental results. Furthermore, the proposed design method is applied at the buck converter, and improved efficiency is verified from 600 kHz to 1MHz switching frequency.https://ieeexplore.ieee.org/document/9940951/Flux cancellationgallium nitride high electron mobility transistorsparasitic inductancePCB layoutvertical lattice loop |
| spellingShingle | Si-Seok Yang Sung-Soo Min Chan-Hyeok Eom Rae-Young Kim Gi-Young Lee Design Method of Vertical Lattice Loop Structure for Parasitic Inductance Reduction in a GaN HEMTs-Based Converter IEEE Access Flux cancellation gallium nitride high electron mobility transistors parasitic inductance PCB layout vertical lattice loop |
| title | Design Method of Vertical Lattice Loop Structure for Parasitic Inductance Reduction in a GaN HEMTs-Based Converter |
| title_full | Design Method of Vertical Lattice Loop Structure for Parasitic Inductance Reduction in a GaN HEMTs-Based Converter |
| title_fullStr | Design Method of Vertical Lattice Loop Structure for Parasitic Inductance Reduction in a GaN HEMTs-Based Converter |
| title_full_unstemmed | Design Method of Vertical Lattice Loop Structure for Parasitic Inductance Reduction in a GaN HEMTs-Based Converter |
| title_short | Design Method of Vertical Lattice Loop Structure for Parasitic Inductance Reduction in a GaN HEMTs-Based Converter |
| title_sort | design method of vertical lattice loop structure for parasitic inductance reduction in a gan hemts based converter |
| topic | Flux cancellation gallium nitride high electron mobility transistors parasitic inductance PCB layout vertical lattice loop |
| url | https://ieeexplore.ieee.org/document/9940951/ |
| work_keys_str_mv | AT siseokyang designmethodofverticallatticeloopstructureforparasiticinductancereductioninaganhemtsbasedconverter AT sungsoomin designmethodofverticallatticeloopstructureforparasiticinductancereductioninaganhemtsbasedconverter AT chanhyeokeom designmethodofverticallatticeloopstructureforparasiticinductancereductioninaganhemtsbasedconverter AT raeyoungkim designmethodofverticallatticeloopstructureforparasiticinductancereductioninaganhemtsbasedconverter AT giyounglee designmethodofverticallatticeloopstructureforparasiticinductancereductioninaganhemtsbasedconverter |