Design Method of Vertical Lattice Loop Structure for Parasitic Inductance Reduction in a GaN HEMTs-Based Converter
Among the wide-bandgap devices, gallium nitride high electron mobility transistors (GaN HEMTs) are contributing to the high power density technology of power conversion systems due to their excellent physical properties. In contrast, the driving voltage and threshold voltage are relatively low compa...
Main Authors: | Si-Seok Yang, Sung-Soo Min, Chan-Hyeok Eom, Rae-Young Kim, Gi-Young Lee |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2022-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9940951/ |
Similar Items
-
Three-Dimensional Lattice Structure to Reduce Parasitic Inductance for WBG Power Semiconductor-Based Converters
by: Sung-Soo Min, et al.
Published: (2023-04-01) -
On large-signal modeling of GaN HEMTs: past, development and future
by: Haorui Luo, et al.
Published: (2023-09-01) -
GaN transistors for efficient power conversion /
by: Lidow, Alex, author, et al.
Published: ([201) -
An ASM-HEMT for Large-Signal Modeling of GaN HEMTs in High-Temperature Applications
by: Nicholas C. Miller, et al.
Published: (2023-01-01) -
GaN Transistors for Efficient Power Conversion /
by: Lidow, Alex, author, et al.
Published: (2020)