Smart Medical Assistance using Soft Computing

Smart Medical Assistance using Soft Computing

In recent years, in consumer electronics, the Health care system is the most important one to evaluate humans' diverse pathological activities. Collaborating with the biomedical field, electronics can find remedial designs for an artificial implant that functionalizes as a human organ to deal w...

Full description

Bibliographic Details
Main Authors:	Katikala Hima Bindu, Kumar Kommuri Manoj, Malapati Loshalika Reddy, Bodduluri Venkata Greeshmanth, Krishna Gopal, Ramesh G., Kaur Namita, Kumar L. Raghu
Format:	Article
Language:	English
Published:	EDP Sciences 2023-01-01
Series:	E3S Web of Conferences
Subjects:	cochlear implant (ci) fin field effect transistor (finfet) electrode array back telemetry
Online Access:	https://www.e3s-conferences.org/articles/e3sconf/pdf/2023/67/e3sconf_icmpc2023_01189.pdf

Similar Items

Comparative Study of Novel u-Shaped SOI FinFET Against Multiple-Fin Bulk/SOI FinFET
by: Myoungsu Son, et al.
Published: (2023-01-01)

Novel 10-nm Gate Length MoS<sub>2</sub> Transistor Fabricated on Si Fin Substrate
by: Yu Pan, et al.
Published: (2019-01-01)

The impact of electrode type on intraoperative and postoperative telemetry measures in cochlear implant using different surgical technique
by: Soha Hamada, et al.
Published: (2016-10-01)

An Efficient Technique to Simulate the AC/DC Parameters of Trigate FinFETs
by: Qamar-Ud-Din Memon, et al.
Published: (2024-01-01)

Reliability analysis of a CNT-TF-FinFET for hostile temperature
by: Praween Kumar Srivastava, et al.
Published: (2023-12-01)

Electrophysiological measurements with electrode types of different perimodiolar properties and the same cochlear implant electronics – a retrospective comparison study
by: A. Perenyi, et al.
Published: (2019-09-01)

Comparative Characterization of NWFET and FinFET Transistor Structures Using TCAD Modeling
by: Konstantin O. Petrosyants, et al.
Published: (2022-08-01)

Analysis of Threshold Voltage Flexibility in Ultrathin-BOX SOI FinFETs
by: Kazuhiko Endo, et al.
Published: (2014-05-01)

On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node
by: Hei Wong, et al.
Published: (2022-05-01)

Fabrication of AlGaN/GaN Fin-Type HEMT Using a Novel T-Gate Process for Improved Radio-Frequency Performance
by: Min Su Cho, et al.
Published: (2020-01-01)

The Impact of Hysteresis Effect on Device Characteristic and Reliability for Various Fin-Widths Tri-Gate Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> Ferroelectric FinFET
by: Wen-Qi Zhang, et al.
Published: (2023-04-01)

Dual Material Pile Gate Approach for Low Leakage Finfet
by: Sanjay S. Chopade, et al.
Published: (2017-01-01)

Design impact on three gate Dynamic Flash Memory (3G_DFM) for long hole retention time and robust disturbance shield
by: Koji Sakui, et al.
Published: (2023-07-01)

Design Optimization of Double-Gate Isosceles Trapezoid Tunnel Field-Effect Transistor (DGIT-TFET)
by: Hwa Young Gu, et al.
Published: (2019-03-01)

Cochlear Implant Stimulation Parameters Play a Key Role in Reducing Facial Nerve Stimulation
by: Lutz Gärtner, et al.
Published: (2023-09-01)

Intra-Operative Neural Response Telemetry and Acoustic Reflex Assessment using an Advance-In-Stylet Technique and Modiolus-Hugging : A prospective cohort study
by: Abdulrahman Hagr
Published: (2011-12-01)

A Feasible Alternative to FDSOI and FinFET: Optimization of W/La<sub>2</sub>O<sub>3</sub>/Si Planar PMOS with 14 nm Gate-Length
by: Siew Kien Mah, et al.
Published: (2021-09-01)

The Effect of Fin Structure in 5 nm FinFET Technology
by: Enming Shang, et al.
Published: (2019-12-01)

Study of a hysteresis window of FinFET and fully-depleted silicon-on-insulator (FDSOI) MOSFET with ferroelectric capacitor
by: Chankeun Yoon, et al.
Published: (2020-06-01)

Three dimensional simulation of short channel effects in junction less FinFETs
by: Seyed Akram Hosseini, et al.
Published: (2022-05-01)

DFT based estimation of CNT parameters and simulation-study of GAA CNTFET for nano scale applications
by: Bhoop Singh, et al.
Published: (2020-01-01)

High-Performance and Energy-Efficient Leaky Integrate-and-Fire Neuron and Spike Timing-Dependent Plasticity Circuits in 7nm FinFET Technology
by: Mohammad Khaleqi Qaleh Jooq, et al.
Published: (2023-01-01)

Open-Loop Switched-Capacitor Integrator for Low Voltage Applications
by: Stefano D’Amico, et al.
Published: (2020-05-01)

Silicon-Controlled Rectifier Embedded Diode for 7 nm FinFET Process Electrostatic Discharge Protection
by: Xinyu Zhu, et al.
Published: (2022-05-01)

Process Corresponding Implications Associated with a Conclusive Model-Fit Current-Voltage Characteristic Curves
by: Hsin-Chia Yang, et al.
Published: (2022-01-01)

The Challenges of Advanced CMOS Process from 2D to 3D
by: Henry H. Radamson, et al.
Published: (2017-10-01)

Miniaturization of CMOS
by: Henry H. Radamson, et al.
Published: (2019-04-01)

3D Simulation for Melt Laser Anneal Integration in FinFET’s Contact
by: Toshiyuki Tabata, et al.
Published: (2020-01-01)

BSIM—SPICE Models Enable FinFET and UTB IC Designs
by: Navid Paydavosi, et al.
Published: (2013-01-01)

Four-Period Vertically Stacked SiGe/Si Channel FinFET Fabrication and Its Electrical Characteristics
by: Yongliang Li, et al.
Published: (2021-06-01)

Ultra-Low Power and High-Throughput SRAM Design to Enhance AI Computing Ability in Autonomous Vehicles
by: Youngbae Kim, et al.
Published: (2021-01-01)

Graphene as a Schottky Barrier Contact to AlGaN/GaN Heterostructures
by: Maksym Dub, et al.
Published: (2020-09-01)

TBAL: Tunnel FET-Based Adiabatic Logic for Energy-Efficient, Ultra-Low Voltage IoT Applications
by: Jheng-Sin Liu, et al.
Published: (2019-01-01)

Fast Multi-ANN Composite Models for Repeater Optimization in Presence of Parametric Uncertainty for on-Chip Hybrid Copper-Graphene Interconnects
by: Suyash Kushwaha, et al.
Published: (2023-01-01)

Electrical Characteristics of LDD and LDD-Free FinFET Devices of Dimension Compatible With 14 nm Technology Node
by: Yuchen Du, et al.
Published: (2020-01-01)

Impact on DC and analog/RF performances of SOI based GaN FinFET considering high-k gate oxide
by: Vandana Singh Rajawat, et al.
Published: (2023-10-01)

Test Pattern Design for Plasma Induced Damage on Inter-Metal Dielectric in FinFET Cu BEOL Processes
by: Chi Su, et al.
Published: (2020-05-01)

Overview of FinFET device structure development
by: Xiong Qian, et al.
Published: (2021-01-01)

Ultralow‐Power Compact Artificial Synapse Based on a Ferroelectric Fin Field‐Effect Transistor for Spatiotemporal Information Processing
by: Zhaohao Zhang, et al.
Published: (2023-11-01)

Characteristics of a Novel FinFET with Multi-Enhanced Operation Gates (MEOG FinFET)
by: Haoji Wan, et al.
Published: (2022-11-01)