A Cryo-CMOS, Low-Power, Low-Noise, Phase-Locked Loop Design for Quantum Computers
This paper analyzes the performance requirements that need to be met by a clock generator applied to a low-temperature quantum computer and analyzes the negative effects on the clock generator circuit under low-temperature conditions. In order to meet the performance requirements proposed in this pa...
Main Authors: | Kewei Xin, Mingche Lai, Fangxu Lv, Kaile Guo, Zhengbin Pang, Chaolong Xu, Geng Zhang, Wenchen Wang, Meng Li |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-07-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/12/15/3237 |
Similar Items
-
A V-Band Phase-Locked Loop with a Novel Phase-Frequency Detector in 65 nm CMOS
by: Waseem Abbas, et al.
Published: (2020-09-01) -
CMOS-Based Memristor Emulator Circuits for Low-Power Edge-Computing Applications
by: Prosenjit Kumar Ghosh, et al.
Published: (2023-03-01) -
Design methodology for RF CMOS phase locked loops /
by: 414475 Quemada, Carlos, et al.
Published: (2009) -
A CMOS-Thyristor Based Temperature Sensor with +0.37 °C/−0.32 °C Inaccuracy
by: Jing Li, et al.
Published: (2020-01-01) -
A 78.8–84 GHz Phase Locked Loop Synthesizer for a W-Band Frequency-Hopping FMCW Radar Transceiver in 65 nm CMOS
by: Van-Son Trinh, et al.
Published: (2022-05-01)