A COMS High-Speed Array Multiplier Based on (2,2,3) Counters

A COMS High-Speed Array Multiplier Based on (2,2,3) Counters

Bibliographic Details
Main Author:	Bakri Madon
Format:	Article
Language:	English
Published:	Universiti Brunei Darussalam 2018-07-01
Series:	ASEAN Journal on Science and Technology for Development
Online Access:	https://ajstd.org/index.php/ajstd/article/view/432

Similar Items

Speed, Power and Area Optimized Monotonic Asynchronous Array Multipliers
by: Padmanabhan Balasubramanian, et al.
Published: (2023-12-01)

High speed CMOS multiplier design
by: Tay, Wen Kai
Published: (2022)

Performance evaluation of high speed compressors for high speed multipliers
by: Nirlakalla Ravi, et al.
Published: (2011-01-01)

Approximate Array Multipliers
by: Padmanabhan Balasubramanian, et al.
Published: (2021-03-01)

Approximate array multipliers
by: Balasubramanian, Padmanabhan, et al.
Published: (2021)

16-bit high speed multiplier design
by: Yeo, Melvin Shung Shii
Published: (2014)

High speed 16-bit multiplier design
by: Zhou, Jiong.
Published: (2013)

Error-tolerant multiplier for high speed application
by: Khaing, Yin Kyaw
Published: (2011)

High speed multiplier IC design based on booth algorithm
by: Chang, Shuming
Published: (2023)

Bio-inspired counter-current multiplier for enrichment of solutes
by: Kyle Brubaker, et al.
Published: (2018-02-01)

Speed, energy and area optimized early output quasi-delay-insensitive array multipliers
by: Balasubramanian, Padmanabhan, et al.
Published: (2020)

Speed, energy and area optimized early output quasi-delay-insensitive array multipliers.
by: P Balasubramanian, et al.
Published: (2020-01-01)

Indicating asynchronous array multipliers
by: Balasubramanian, Padmanabhan, et al.
Published: (2020)

Voltage over‐scaling CNT‐based 8‐bit multiplier by high‐efficient GDI‐based counters
by: Ayoub Sadeghi, et al.
Published: (2023-01-01)

Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000)

High-Speed Grouping and Decomposition Multiplier for Binary Multiplication
by: Khamalesh Kumar Padmanabhan, et al.
Published: (2022-12-01)

16 bits high speed CMOS multiplier IC design
by: Wut Yee Win Thoung
Published: (2021)

16-bit high speed CMOS multiplier IC design
by: He, Pengfei
Published: (2021)

Design And Implementation Of High Speed Complex Multiplier Using Fpga
by: Ali Mohammed Hassan Al-Bermani, et al.
Published: (2008-03-01)

COAXIAL SPEED MULTIPLIERS FOR WIND TURBINES
by: VELICU Radu
Published: (2013-05-01)

Efficient design of 15:4 counter using a novel 5:3 counter for high‐speed multiplication
by: Hemanth Krishna L., et al.
Published: (2021-01-01)

A high speed 16-bit CMOS multiplier IC design
by: Chen, Yin
Published: (2018)

A high speed 16-bit CMOS multiplier IC design
by: Wen, Zihao
Published: (2022)

PRÉ-TEXTUAIS 22.3 / 22.3 Information edition
by: Ailton Vitor Guimarães
Published: (2014-02-01)

Array Multipliers for High Throughput in Xilinx FPGAs with 6-Input LUTs
by: E. George Walters
Published: (2016-09-01)

Polymorphic Systems with Arrays‚ 2−Counter Machines and Multiset Rewriting
by: Roscoe, A, et al.
Published: (2004)

Development of high speed booth multiplier with optimized stuck-at fault implementation
by: Mohammed Khalid, Muhammad Nazir, et al.
Published: (2002)

High-speed and low-power serial accumulator for serial/parallel multiplier
by: Meher, Manas Ranjan, et al.
Published: (2010)

High-Capacity Data Processing with FPGA-Based Multiplication Algorithms and the Design of a High-Speed LUT Multiplier
by: Kenan Baysal, et al.
Published: (2023-12-01)

Designing a Novel high-speed ternary-logic multiplier using GNRFET Technology
by: Zahra Rohani, et al.
Published: (2023-01-01)

An Offset-free High linear Low Power High Speed Four-Quadrant MTL Multiplier
by: HoseinAli Jafari, et al.
Published: (2017-11-01)

High Speed Linear Pipeline Multiplier for Signed-Unsigned Number Operating at 20 GHz
by: Ravindra P Rajput, et al.
Published: (2015-12-01)

LTCC Strip Electrode Arrays for Gas Electron Multiplier Detectors
by: Arkadiusz Dąbrowski, et al.
Published: (2022-01-01)

A modular technique of Booth encoding and Vedic multiplier for low-area and high-speed applications
by: C. M. Kalaiselvi, et al.
Published: (2023-12-01)

(E)-6-(2,2,3-Trimethyl-cyclopent-3-enyl)-hex-4-en-3-one
by: Manuel Nogueras, et al.
Published: (2004-03-01)

A Proof of a Conjecture on Bipartite Ramsey Numbers <i>B</i>(2,2,3)
by: Yaser Rowshan, et al.
Published: (2022-02-01)

New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
by: Meher, Manas Ranjan.
Published: (2013)

High speed automatic blood cell counter and cell size analyzer /
by: 432403 Coulter, Wallace H.

Designs of Array Multipliers with an Optimized Delay in Quantum-Dot Cellular Automata
by: Aibin Yan, et al.
Published: (2023-07-01)

Design of a multi-spool, high-speed, counter-rotating aspirated compressor
by: Freedman, Jeffrey H. (Jeffrey Harris), 1976-
Published: (2005)