Side-Channel Power Resistance for Encryption Algorithms Using Implementation Diversity
This paper investigates countermeasures to side-channel attacks. A dynamic partial reconfiguration (DPR) method is proposed for field programmable gate arrays (FPGAs)s to make techniques such as differential power analysis (DPA) and correlation power analysis (CPA) difficult and ineffective. We call...
Main Authors: | Ivan Bow, Nahome Bete, Fareena Saqib, Wenjie Che, Chintan Patel, Ryan Robucci, Calvin Chan, Jim Plusquellic |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-04-01
|
Series: | Cryptography |
Subjects: | |
Online Access: | https://www.mdpi.com/2410-387X/4/2/13 |
Similar Items
-
Power-Balancing Software Implementation to Mitigate Side-Channel Attacks without Using Look-Up Tables
by: HanBit Kim, et al.
Published: (2020-04-01) -
Design and Evaluation of Countermeasures Against Fault Injection Attacks and Power Side-Channel Leakage Exploration for AES Block Cipher
by: F. E. Potestad-Ordonez, et al.
Published: (2022-01-01) -
Practical Evaluation of FSE 2016 Customized Encoding Countermeasure
by: Bhasin, Shivam, et al.
Published: (2018) -
A Comprehensive Survey on the Non-Invasive Passive Side-Channel Analysis
by: Petr Socha, et al.
Published: (2022-10-01) -
Protecting FPGA-Based Cryptohardware Implementations from Fault Attacks Using ADCs
by: Francisco Eugenio Potestad-Ordóñez, et al.
Published: (2024-02-01)