Parallel Stochastic Computing Architecture for Computationally Intensive Applications
Stochastic computing requires random number generators to generate stochastic sequences that represent probability values. In the case of an 8-bit operation, a 256-bit length of a stochastic sequence is required, which results in latency issues. In this paper, a stochastic computing architecture is...
Main Authors: | Jeongeun Kim, Won Sik Jeong, Youngwoo Jeong, Seung Eun Lee |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-04-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/12/7/1749 |
Similar Items
-
Linear transformation shift register sequences
by: Ming-sheng WANG, et al.
Published: (2016-05-01) -
Obfuscation of logic schemes of pseudo-random number generators based on linear and non-linear feedback shift registers
by: Michael A. Ivanov, et al.
Published: (2021-01-01) -
Stochastic Non-Linear Pseudo-Random Sequence Generator
by: Baghdad Science Journal
Published: (2010-06-01) -
Computer architecture and parallel processing /
by: 174480 Hwang, Kai, et al.
Published: (1984) -
Computing with parallel architecture : T Node /
by: Gassilloud, D., et al.
Published: (1991)