Hardware-Intrinsic Multi-Layer Security: A New Frontier for 5G Enabled IIoT

Hardware-Intrinsic Multi-Layer Security: A New Frontier for 5G Enabled IIoT

The introduction of 5G communication capabilities presents additional challenges for the development of products and services that can fully exploit the opportunities offered by high bandwidth, low latency networking. This is particularly relevant to an emerging interest in the Industrial Internet o...

Full description

Bibliographic Details
Main Authors:	Hussain Al-Aqrabi, Anju P. Johnson, Richard Hill, Phil Lane, Tariq Alsboui
Format:	Article
Language:	English
Published:	MDPI AG 2020-03-01
Series:	Sensors
Subjects:	Internet of Things cloud computing hardware security field programmable gate array (FPGA) 5G analytics
Online Access:	https://www.mdpi.com/1424-8220/20/7/1963

Similar Items

Towards Trust Hardware Deployment of Edge Computing: Mitigation of Hardware Trojans Based on Evolvable Hardware
by: Zeyu Li, et al.
Published: (2022-06-01)

FPGA-Based Hardware Accelerator Design and Implementation of Oil Palm Detection
by: YUAN Ming, CHAI Zhilei, GAN Lin
Published: (2021-02-01)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array /
by: Jeevan Sirkunan, 1989- author, et al.
Published: (2015)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array [electronic resource] /
by: Jeevan Sirkunan, 1989- author
Published: (2016)

Flexible Convolver for Convolutional Neural Networks Deployment onto Hardware-Oriented Applications
by: Moisés Arredondo-Velázquez, et al.
Published: (2022-12-01)

Design of Flexible Hardware Accelerators for Image Convolutions and Transposed Convolutions
by: Cristian Sestito, et al.
Published: (2021-10-01)

Hardware Architecture Design for Hand Gesture Recognition System on FPGA
by: Tsung-Han Tsai, et al.
Published: (2023-01-01)

Review on FPGA-Based Accelerators in Deep Learning
by: LIU Tengda1, ZHU Junwen1, ZHANG Yiwen2+
Published: (2021-11-01)

Hardware implementation of cordic algorithm in VHDL /
by: 381484 Lim, Chee Leong
Published: (2002)

Investigating hardware acceleration for simulation of CFD quantum circuits
by: Youssef Moawad, et al.
Published: (2022-10-01)

Bio-Inspired Approaches to Safety and Security in IoT-Enabled Cyber-Physical Systems
by: Anju P. Johnson, et al.
Published: (2020-02-01)

FPGA based automated hardware verification system /
by: Kee, Woei Chee , author, et al.
Published: (2009)

A Self-Organizing Multi-Layer Agent Computing System for Behavioral Clustering Recognition
by: Xingyu Qian, et al.
Published: (2023-06-01)

Custom Soft-Core RISC Processor Validation Based on Real-Time Event Handling Scheduler FPGA Implementation
by: Ionel Zagan, et al.
Published: (2023-01-01)

An Amygdala-Inspired Classical Conditioning Model Implemented on an FPGA for Home Service Robots
by: Yuichiro Tanaka, et al.
Published: (2020-01-01)

An Embedded Implementation of Discrete Zolotarev Transform Using Hardware-Software Codesign
by: J. Kubak, et al.
Published: (2021-06-01)

Efficient Hardware-in-the-Loop Models Using Automatic Code Generation with MATLAB/Simulink
by: Roberto Saralegui, et al.
Published: (2023-06-01)

Design and implementation of FGPA-based floating point math hardware module /
by: Chen, Kean Tack, 1989- , author, et al.
Published: (2013)

A Novel FPGA Implementation of the NAND-PUF with Minimal Resource Usage and High Reliability
by: Riccardo Della Sala, et al.
Published: (2023-04-01)

A Novel Ultra-Compact FPGA PUF: The DD-PUF
by: Riccardo Della Sala, et al.
Published: (2021-09-01)

Ingress of Threshold Voltage-Triggered Hardware Trojan in the Modern FPGA Fabric–Detection Methodology and Mitigation
by: Sohaib Aslam, et al.
Published: (2020-01-01)

Hardware Trojan Attacks on the Reconfigurable Interconnections of Field-Programmable Gate Array-Based Convolutional Neural Network Accelerators and a Physically Unclonable Function-Based Countermeasure Detection Technique
by: Jia Hou, et al.
Published: (2024-01-01)

Hardware implementation of coordinate rotation digital computer in field programmable gate array /
by: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-, et al.
Published: (2012)

A Mixed Hardware-Software Implementation of a High-Performance PMSM Controller
by: Adam Milik, et al.
Published: (2023-01-01)

A Novel Hardware Architecture for Enhancing the Keccak Hash Function in FPGA Devices
by: Argyrios Sideris, et al.
Published: (2023-08-01)

Design and implementation of FGPA-based floating point math hardware module [electronic resource] /
by: Chen, Kean Tack, 1989- , author
Published: (2013)

FPGA-Based Solution for On-Board Verification of Hardware Modules Using HLS
by: Julián Caba, et al.
Published: (2020-11-01)

Hardware implementation of coordinate rotation digital computer in field programmable gate array [electronic resource] /
by: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-
Published: (2012)

A Study on the Design Procedure of Re-Configurable Convolutional Neural Network Engine for FPGA-Based Applications
by: Pervesh Kumar, et al.
Published: (2022-11-01)

The feasibility of speeding up 2D seismic migration using a specific processor on a FPGA
by: Sergio Alberto Abreo Carrillo, et al.
Published: (2010-01-01)

Hardware-Based Run-Time Code Integrity in Embedded Devices
by: Taimour Wehbe, et al.
Published: (2018-08-01)

A microcode-based built-in self test and self-diagnosis modules for embedded memory in FPGA hardware /
by: Koh, Chee Yan, 1982-, et al.
Published: (2012)

Hardware-Optimized Architecture of On-Board Registration for Remote-Sensing Images —Take SURF as an Example
by: Xin Du, et al.
Published: (2024-01-01)

Convolutional Neural Network Model Compression Method for Software—Hardware Co-Design
by: Seojin Jang, et al.
Published: (2022-09-01)

A microcode-based built-in self test and self-diagnosis modules for embedded memory in FPGA hardware [electronic resource] /
by: Koh, Chee Yan, 1982-
Published: (2012)

Real-Time Hardware-in-the-Loop Emulation of High-Speed Rail Power System With SiC-Based Energy Conversion
by: Tian Liang, et al.
Published: (2020-01-01)

Binary Neural Networks in FPGAs: Architectures, Tool Flows and Hardware Comparisons
by: Yuanxin Su, et al.
Published: (2023-11-01)

Fast approximation of the top‐k items in data streams using FPGAs
by: Ali Ebrahim, et al.
Published: (2023-03-01)

Depth from a Motion Algorithm and a Hardware Architecture for Smart Cameras
by: Abiel Aguilar-González, et al.
Published: (2018-12-01)

The FPGA-Based Realization of the Electromagnetic Effect Defined FitzHugh-Nagumo Neuron Model
by: Bekir Şıvga, et al.
Published: (2022-07-01)