Design and Analysis of Area and Energy Efficient Reconfigurable Cryptographic Accelerator for Securing IoT Devices
Achieving low-cost and high-performance network security communication is necessary for Internet of Things (IoT) devices, including intelligent sensors and mobile robots. Designing hardware accelerators to accelerate multiple computationally intensive cryptographic primitives in various network secu...
Main Authors: | Xvpeng Zhang, Bingqiang Liu, Yaqi Zhao, Xiaoyu Hu, Zixuan Shen, Zhaoxia Zheng, Zhenglin Liu, Kwen-Siong Chong, Guoyi Yu, Chao Wang, Xuecheng Zou |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-11-01
|
Series: | Sensors |
Subjects: | |
Online Access: | https://www.mdpi.com/1424-8220/22/23/9160 |
Similar Items
-
A High Flexible Shift Transformation Unit Design Approach for Coarse-Grained Reconfigurable Cryptographic Arrays
by: Tongzhou Qu, et al.
Published: (2022-09-01) -
On the Hardware–Software Integration in Cryptographic Accelerators for Industrial IoT
by: Luigi Leonardi, et al.
Published: (2022-10-01) -
High-Efficiency Parallel Cryptographic Accelerator for Real-Time Guaranteeing Dynamic Data Security in Embedded Systems
by: Zhun Zhang, et al.
Published: (2021-05-01) -
A Survey on IoT Security Using Cryptographic Algorithms
by: Sai Bella Mohan, et al.
Published: (2023-01-01) -
AccelSDP: A Reconfigurable Accelerator for Software Data Plane Based on FPGA SmartNIC
by: Xiaoying Huang, et al.
Published: (2021-08-01)