A Tunable Foreground Self-Calibration Scheme for Split Successive-Approximation Register Analog-to-Digital Converter
The capacitor mismatch among diverse defects caused by variations in the manufacturing process significantly affects the linearity of the capacitor array used to implement the capacitive digital-to-analog converter (CDAC) in the successive-approximation register (SAR) analog-to-digital converter (AD...
Main Authors: | Joonsung Park, Jiwon Lee, Jacob A. Abraham, Byoungho Kim |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2024-02-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/13/4/755 |
Similar Items
-
A Low-Power and Area-Efficient Design of a Weighted Pseudorandom Test-Pattern Generator for a Test-Per-Scan Built-in Self-Test Architecture
by: Vishnupriya Shivakumar, et al.
Published: (2021-01-01) -
Real-Time Built-In Self-Test of MEMS Gyroscope Based on Quadrature Error Signal
by: Rui Feng, et al.
Published: (2021-09-01) -
An In-DRAM BIST for 16 Gb DDR4 DRAM in the 2nd 10-nm-Class DRAM Process
by: Jaewon Park, et al.
Published: (2021-01-01) -
Built-In Self-Test (BIST) Methods for MEMS: A Review
by: Gergely Hantos, et al.
Published: (2020-12-01) -
Genetic algorithm as self-test path and circular self-test path design method
by: Miłosław Chodacki
Published: (2018-07-01)