Automatic RTL Generation Tool of FPGAs for DNNs

Automatic RTL Generation Tool of FPGAs for DNNs

With the increasing use of multi-purpose artificial intelligence of things (AIOT) devices, embedded field-programmable gate arrays (FPGA) represent excellent platforms for deep neural network (DNN) acceleration on edge devices. FPGAs possess the advantages of low latency and high energy efficiency,...

Full description

Bibliographic Details
Main Authors:	Seojin Jang, Wei Liu, Sangun Park, Yongbeom Cho
Format:	Article
Language:	English
Published:	MDPI AG 2022-01-01
Series:	Electronics
Subjects:	convolutional neural network (CNN) deep learning hardware/software co-design FPGA
Online Access:	https://www.mdpi.com/2079-9292/11/3/402

Similar Items

CNN2Gate: An Implementation of Convolutional Neural Networks Inference on FPGAs with Automated Design Space Exploration
by: Alireza Ghaffari, et al.
Published: (2020-12-01)

Convolutional Neural Network Model Compression Method for Software—Hardware Co-Design
by: Seojin Jang, et al.
Published: (2022-09-01)

A Comprehensive FPGA Reverse Engineering Tool-Chain: From Bitstream to RTL Code
by: Tao Zhang, et al.
Published: (2019-01-01)

An OpenCL-Based FPGA Accelerator for Faster R-CNN
by: Jianjing An, et al.
Published: (2022-09-01)

Reinforcement Learning-Driven Bit-Width Optimization for the High-Level Synthesis of Transformer Designs on Field-Programmable Gate Arrays
by: Seojin Jang, et al.
Published: (2024-01-01)

Temporal Accelerators: Unleashing the Potential of Embedded FPGAs
by: Christopher Cichiwskyj, et al.
Published: (2021-11-01)

FeSHI: Feature Map-Based Stealthy Hardware Intrinsic Attack
by: Tolulope A. Odetola, et al.
Published: (2021-01-01)

FPG-AI: A Technology-Independent Framework for the Automation of CNN Deployment on FPGAs
by: Tommaso Pacini, et al.
Published: (2023-01-01)

CNN Sensor Analytics With Hybrid-Float6 Quantization on Low-Power Embedded FPGAs
by: Yarib Nevarez, et al.
Published: (2023-01-01)

Efficient CNN Architecture on FPGA Using High Level Module for Healthcare Devices
by: Ahmed K. Jameil, et al.
Published: (2022-01-01)

An Efficient Task Assignment Framework to Accelerate DPU-Based Convolutional Neural Network Inference on FPGAs
by: Jiang Zhu, et al.
Published: (2020-01-01)

Accelerating Event Detection with DGCNN and FPGAs
by: Zhe Han, et al.
Published: (2020-10-01)

mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA
by: Tomyslav Sledevič, et al.
Published: (2020-11-01)

RSNN: A Software/Hardware Co-Optimized Framework for Sparse Convolutional Neural Networks on FPGAs
by: Weijie You, et al.
Published: (2021-01-01)

A Methodology and Open-Source Tools to Implement Convolutional Neural Networks Quantized with TensorFlow Lite on FPGAs
by: Dorfell Parra, et al.
Published: (2023-10-01)

Image Processing Using FPGAs
by: Donald G. Bailey
Published: (2019-05-01)

MODEL OF AUTOMATED SYNTHESIS TOOL FOR HARDWARE ACCELERATORS OF CONVOLUTIONAL NEURAL NETWORKS FOR PROGRAMMABLE LOGIC DEVICES
by: Victor A. Egiazarian, et al.
Published: (2020-08-01)

A Parameterized Parallel Design Approach to Efficient Mapping of CNNs onto FPGA
by: Ning Mao, et al.
Published: (2023-02-01)

A Hardware Accelerator for the Inference of a Convolutional Neural network
by: Edwin González, et al.
Published: (2019-11-01)

A Hardware Accelerator for the Inference of a Convolutional Neural network
by: Edwin González, et al.
Published: (2019-11-01)

Low-cost ANS encoder for lossless data compression in FPGAs
by: Magdalena Pastuła, et al.
Published: (2024-03-01)

Low-cost ANS encoder for lossless data compression in FPGAs
by: Magdalena Pastuła, et al.
Published: (2024-03-01)

Fired neuron rate based decision tree for detection of adversarial examples in DNNs
by: Wang, Si, et al.
Published: (2020)

Understanding Timing Error Characteristics from Overclocked Systolic Multiply–Accumulate Arrays in FPGAs
by: Andrew Chamberlin, et al.
Published: (2024-01-01)

Convolutional Neural Networks using FPGA-based Pipelining
by: Gheni A. Ali, et al.
Published: (2023-05-01)

Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01)

FPGA Implementation for CNN-Based Optical Remote Sensing Object Detection
by: Ning Zhang, et al.
Published: (2021-01-01)

Resource- and Power-Efficient High-Performance Object Detection Inference Acceleration Using FPGA
by: Solomon Negussie Tesema, et al.
Published: (2022-06-01)

A Hardware Accelerator for The Inference of a Convolutional Neural Network
by: Edwin González, et al.
Published: (2020-01-01)

Recognition system of convolution neural network based on FPGA acceleration
by: Lin Zhiwen, et al.
Published: (2020-02-01)

Efficient Layer-Wise <i>N</i>:<i>M</i> Sparse CNN Accelerator with Flexible SPEC: Sparse Processing Element Clusters
by: Xiaoru Xie, et al.
Published: (2023-02-01)

Automatic Hardware Implementation Tool for a Discrete Adaboost-Based Decision Algorithm
by: Matas J, et al.
Published: (2005-01-01)

Flexible Convolver for Convolutional Neural Networks Deployment onto Hardware-Oriented Applications
by: Moisés Arredondo-Velázquez, et al.
Published: (2022-12-01)

Design of real-time recognition hardware system framework based on deep learning
by: Wang Kun, et al.
Published: (2018-10-01)

A Review of the Optimal Design of Neural Networks Based on FPGA
by: Chenghao Wang, et al.
Published: (2022-10-01)

QuantMAC: Enhancing Hardware Performance in DNNs With Quantize Enabled Multiply-Accumulate Unit
by: Neha Ashar, et al.
Published: (2024-01-01)

Very High Accuracy Hyperbolic Tangent Function Implementation in FPGAs
by: Zbigniew Hajduk, et al.
Published: (2023-01-01)

Feature Map Analysis-Based Dynamic CNN Pruning and the Acceleration on FPGAs
by: Qi Li, et al.
Published: (2022-09-01)

An Efficient FPGA-Based Convolutional Neural Network for Classification: Ad-MobileNet
by: Safa Bouguezzi, et al.
Published: (2021-09-01)

An FPGA-Based Hardware Accelerator for CNNs Inference on Board Satellites: Benchmarking with Myriad 2-Based Solution for the CloudScout Case Study
by: Emilio Rapuano, et al.
Published: (2021-04-01)