Hardware Architecture for Asynchronous Cellular Self-Organizing Maps
Nowadays, one of the main challenges in computer architectures is scalability; indeed, novel processor architectures can include thousands of processing elements on a single chip and using them efficiently remains a big issue. An interesting source of inspiration for handling scalability is the mamm...
Main Authors: | Quentin Berthet, Joachim Schmidt, Andres Upegui |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-01-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/11/2/215 |
Similar Items
-
Segmentation algorithm via Cellular Neural/Nonlinear Network: implementation on Bio-inspired hardware platform
by: Vecchio Pietro, et al.
Published: (2011-01-01) -
HFNet: A CNN Architecture Co-designed for Neuromorphic Hardware With a Crossbar Array of Synapses
by: Roshan Gopalakrishnan, et al.
Published: (2020-10-01) -
EdgeMap: An Optimized Mapping Toolchain for Spiking Neural Network in Edge Computing
by: Jianwei Xue, et al.
Published: (2023-07-01) -
A Benchmark Suite of Hardware Trojans for On-Chip Networks
by: Jian Wang, et al.
Published: (2019-01-01) -
A Unified Software/Hardware Scalable Architecture for Brain-Inspired Computing Based on Self-Organizing Neural Models
by: Artem R. Muliukov, et al.
Published: (2022-03-01)