CMOS-compatible ising machines built using bistable latches coupled through ferroelectric transistor arrays
Abstract Realizing compact and scalable Ising machines that are compatible with CMOS-process technology is crucial to the effectiveness and practicality of using such hardware platforms for accelerating computationally intractable problems. Besides the need for realizing compact Ising spins, the imp...
Main Authors: | Antik Mallick, Zijian Zhao, Mohammad Khairul Bashar, Shamiul Alam, Md Mazharul Islam, Yi Xiao, Yixin Xu, Ahmedullah Aziz, Vijaykrishnan Narayanan, Kai Ni, Nikhil Shukla |
---|---|
Format: | Article |
Language: | English |
Published: |
Nature Portfolio
2023-01-01
|
Series: | Scientific Reports |
Online Access: | https://doi.org/10.1038/s41598-023-28217-8 |
Similar Items
-
CMOS-Based Single-Cycle in-Memory XOR/XNOR
by: Shamiul Alam, et al.
Published: (2024-01-01) -
CMOS cells design with cross-coupled latches
by: Chee, Piew Yoong.
Published: (2009) -
A CMOS-compatible oscillation-based VO2 Ising machine solver
by: Olivier Maher, et al.
Published: (2024-04-01) -
Design of high performance CMOS latches and flip-flops
by: Tan, Teck Heng.
Published: (2008) -
Defect Dynamics in Anomalous Latching of a Grating Aligned Bistable Nematic Liquid Crystal Device
by: J. C. Jones, et al.
Published: (2022-09-01)