Riding the Waves Towards Generic Single-Cycle Masking in Hardware
Research on the design of masked cryptographic hardware circuits in the past has mostly focused on reducing area and randomness requirements. However, many embedded devices like smart cards and IoT nodes also need to meet certain performance criteria, which is why the latency of masked hardware cir...
Main Authors: | Rishub Nagpal, Barbara Gigerl, Robert Primas, Stefan Mangard |
---|---|
Format: | Article |
Language: | English |
Published: |
Ruhr-Universität Bochum
2022-08-01
|
Series: | Transactions on Cryptographic Hardware and Embedded Systems |
Subjects: | |
Online Access: | https://tches.iacr.org/index.php/TCHES/article/view/9837 |
Similar Items
-
Riding the Waves Towards Generic Single-Cycle Masking in Hardware
by: Rishub Nagpal, et al.
Published: (2022-08-01) -
Smooth Passage with the Guards: Second-Order Hardware Masking of the AES with Low Randomness and Low Latency
by: Barbara Gigerl, et al.
Published: (2023-12-01) -
Low-Latency Hardware Masking with Application to AES
by: Pascal Sasdrich, et al.
Published: (2020-03-01) -
Improved 2-round collision attack on IoT hash standard ASCON-HASH
by: Di Zhai, et al.
Published: (2024-03-01) -
A Hardware Architecture of NIST Lightweight Cryptography Applied in IPSec to Secure High-Throughput Low-Latency IoT Networks
by: Sy-Nam Tran, et al.
Published: (2023-01-01)