Bipolar Morphological Neural Networks: Gate-Efficient Architecture for Computer Vision
The priority of building hardware-oriented neural network models is growing steadily. The target goals for their development are the performance and energy efficiency of promising hardware-software solutions. Simultaneously, for different classes of computing architectures of the computer, the optim...
Main Authors: | Elena E. Limonova, Daniil M. Alfonso, Dmitry P. Nikolaev, Vladimir V. Arlazarov |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9474510/ |
Similar Items
-
Uniformity Correction of CMOS Image Sensor Modules for Machine Vision Cameras
by: Gabor Szedo Becker, et al.
Published: (2022-12-01) -
PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC
by: Rahimunnisa K., et al.
Published: (2013-12-01) -
Realizing Mathematics of Arrays Operations as Custom Architecture Hardware-Software Co-Design Solutions
by: Ian Andrew Grout, et al.
Published: (2022-11-01) -
Gate-Level Static Approximate Adders: A Comparative Analysis
by: Padmanabhan Balasubramanian, et al.
Published: (2021-11-01) -
Multi-Functional Resource-Constrained Elliptic Curve Cryptographic Processor
by: Binh Kieu Do-Nguyen, et al.
Published: (2023-01-01)