Effect of Source/Drain Lateral Straggle on Distortion and Intrinsic Performance of Asymmetric Underlap DG-MOSFETs
This paper presents a systematic study of the effect of source/drain (S/D) implant lateral straggle on the RF performance of the symmetric and asymmetric underlap double gate (UDG) MOSFET devices. The length of the underlap regions (L<sub>un</sub>) on each side of the gate is a critical...
Main Authors: | Kalyan Koley, Arka Dutta, Samar K. Saha, Chandan K. Sarkar |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2014-01-01
|
Series: | IEEE Journal of the Electron Devices Society |
Online Access: | https://ieeexplore.ieee.org/document/6862860/ |
Similar Items
-
Subthreshold analog/RF performance of underlap DG FETs with asymmetric source/drain extensions
by: Koley, Kalyan, et al.
Published: (2013) -
Short-channel drain current model for asymmetric heavily / lightly doped DG MOSFETs
by: Dutta, Pradipta, et al.
Published: (2018) -
Influence of the Gate Height Engineering on the Intrinsic Parameters of UDG-MOSFETs With Nonquasi Static Effect
by: Sayani Ghosh, et al.
Published: (2015-01-01) -
A New Threshold Voltage and Drain Current Model for Lightly/Heavily Doped Surrounding Gate MOSFETs
by: Dutta, Pradipta, et al.
Published: (2016) -
Bandgap modulated phosphorene based gate drain underlap double-gate TFET
by: Md. Abdullah-Al-Kaiser, et al.
Published: (2018-09-01)