Ultra Low Energy FDSOI Asynchronous Reconfiguration Network for Adaptive Circuits
This paper introduces a plug-and-play on-chip asynchronous communication network aimed at the dynamic reconfiguration of a low-power adaptive circuit such as an internet of things (IoT) system. By using a separate communication network, we can address both digital and analog blocks at a lower config...
Main Authors: | Soundous Chairat, Edith Beigne, Ivan Miro-Panades, Marc Belleville |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2017-05-01
|
Series: | Journal of Low Power Electronics and Applications |
Subjects: | |
Online Access: | http://www.mdpi.com/2079-9268/7/2/11 |
Similar Items
-
A 50.5 ns Wake-Up-Latency 11.2 pJ/Inst Asynchronous Wake-Up Controller in FDSOI 28 nm
by: Jean-Frédéric Christmann, et al.
Published: (2019-02-01) -
Algorithms for synthesis and testing of asynchronous circuits /
by: 424210 Lavagno, Luciano, et al.
Published: (1993) -
A Lightweight and High-Throughput Asynchronous Message Bus for Communication in Multi-Core Heterogeneous Systems
by: Qingyang Zeng, et al.
Published: (2024-01-01) -
Asynchronous circuit design for VLSI signal processing /
by: Meng, Teresa H., et al.
Published: (1994) -
Fed2A: Federated Learning Mechanism in Asynchronous and Adaptive Modes
by: Sheng Liu, et al.
Published: (2022-04-01)