NDM: 1-Bit Delta-Sigma Converter with Non-Linear Loop
In this paper we propose to introduce a new processing scheme in the basic loop of a Delta Sigma (ΔΣ) analog-to-digital converter. This processing confers extra gains of the converter over both the quantization error and the channel noise. This is an advance with respect to all cases found in the li...
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
EDP Sciences
2019-01-01
|
| Series: | MATEC Web of Conferences |
| Online Access: | https://www.matec-conferences.org/articles/matecconf/pdf/2019/41/matecconf_cscc2019_04005.pdf |
| _version_ | 1819120372564361216 |
|---|---|
| author | Lagunas Miguel A. Perez-Neira Ana Rubio José |
| author_facet | Lagunas Miguel A. Perez-Neira Ana Rubio José |
| author_sort | Lagunas Miguel A. |
| collection | DOAJ |
| description | In this paper we propose to introduce a new processing scheme in the basic loop of a Delta Sigma (ΔΣ) analog-to-digital converter. This processing confers extra gains of the converter over both the quantization error and the channel noise. This is an advance with respect to all cases found in the literature, where the desired signal is not protected against channel noise. Also, the proposed processing is simple and contrasts with the existing architectures, which produce better quality at the expense of sensitivity to implementation imperfections due to the presence of multiples loops in the corresponding architecture. Furthermore, the in-phase/quadrature components structure of a band pass signal has not been used to improve the performance of ΔΣ converters. |
| first_indexed | 2024-12-22T06:19:37Z |
| format | Article |
| id | doaj.art-474b0e0154dd4c2a816bbe857b59073b |
| institution | Directory Open Access Journal |
| issn | 2261-236X |
| language | English |
| last_indexed | 2024-12-22T06:19:37Z |
| publishDate | 2019-01-01 |
| publisher | EDP Sciences |
| record_format | Article |
| series | MATEC Web of Conferences |
| spelling | doaj.art-474b0e0154dd4c2a816bbe857b59073b2022-12-21T18:35:59ZengEDP SciencesMATEC Web of Conferences2261-236X2019-01-012920400510.1051/matecconf/201929204005matecconf_cscc2019_04005NDM: 1-Bit Delta-Sigma Converter with Non-Linear LoopLagunas Miguel A.Perez-Neira AnaRubio José01Centre Tecnològic de Telecomunicacions de Catalunya (CTTC/CERCA)In this paper we propose to introduce a new processing scheme in the basic loop of a Delta Sigma (ΔΣ) analog-to-digital converter. This processing confers extra gains of the converter over both the quantization error and the channel noise. This is an advance with respect to all cases found in the literature, where the desired signal is not protected against channel noise. Also, the proposed processing is simple and contrasts with the existing architectures, which produce better quality at the expense of sensitivity to implementation imperfections due to the presence of multiples loops in the corresponding architecture. Furthermore, the in-phase/quadrature components structure of a band pass signal has not been used to improve the performance of ΔΣ converters.https://www.matec-conferences.org/articles/matecconf/pdf/2019/41/matecconf_cscc2019_04005.pdf |
| spellingShingle | Lagunas Miguel A. Perez-Neira Ana Rubio José NDM: 1-Bit Delta-Sigma Converter with Non-Linear Loop MATEC Web of Conferences |
| title | NDM: 1-Bit Delta-Sigma Converter with Non-Linear Loop |
| title_full | NDM: 1-Bit Delta-Sigma Converter with Non-Linear Loop |
| title_fullStr | NDM: 1-Bit Delta-Sigma Converter with Non-Linear Loop |
| title_full_unstemmed | NDM: 1-Bit Delta-Sigma Converter with Non-Linear Loop |
| title_short | NDM: 1-Bit Delta-Sigma Converter with Non-Linear Loop |
| title_sort | ndm 1 bit delta sigma converter with non linear loop |
| url | https://www.matec-conferences.org/articles/matecconf/pdf/2019/41/matecconf_cscc2019_04005.pdf |
| work_keys_str_mv | AT lagunasmiguela ndm1bitdeltasigmaconverterwithnonlinearloop AT perezneiraana ndm1bitdeltasigmaconverterwithnonlinearloop AT rubiojose ndm1bitdeltasigmaconverterwithnonlinearloop |