A PROPOSED METHOD OF IMPLEMENTATION OF AN OPTIMAL FAST AND VERY LOW COST ADDER BY USING XILINX FPGA
There are two man methods of design the digital adder circuits, First is the serial adder that implement using fill adders, this method has a lost and a low a low speed Second is the last parallel adder or the so-called fast kookabend adder that has twice speed of the serial adder and very high cos...
Main Authors: | w.a Mahmoud, Dhafer R. Zaghar, Mohannad K. Sabir |
---|---|
Format: | Article |
Language: | English |
Published: |
University of Baghdad
2003-06-01
|
Series: | Journal of Engineering |
Subjects: | |
Online Access: | https://www.joe.uobaghdad.edu.iq/index.php/main/article/view/2626 |
Similar Items
-
Fast Mux-based Adder with Low Delay and Low PDP
by: H. Tavakolaee, et al.
Published: (2019-07-01) -
Complete Neural Network on a Single FPGA Chip
by: Dhafer R. Zaghar
Published: (2010-09-01) -
A High-Speed Parallel Architecture for Ripple Carry Adder with Fault Detection and Localization
by: Muhammad Ali Akbar, et al.
Published: (2021-07-01) -
LOW COST APPROXIMATE ADDER SUBTRACTOR FOR FIR FILTER
by: W.A. Mahmou, et al.
Published: (2003-09-01) -
Low Cost Reversible Signed Converter
by: Wisam Haitham Abbood
Published: (2009-12-01)