A Survey on Programmable LDPC Decoders
Low-density parity-check (LDPC) block codes are popular forward error correction schemes due to their capacity-approaching characteristics. However, the realization of LDPC decoders that meet both low latency and high throughput is not a trivial challenge. Usually, this has been solved with the ASIC...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2016-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/7523326/ |
| _version_ | 1818329580912508928 |
|---|---|
| author | Joao Andrade Gabriel Falcao Vitor Silva Leonel Sousa |
| author_facet | Joao Andrade Gabriel Falcao Vitor Silva Leonel Sousa |
| author_sort | Joao Andrade |
| collection | DOAJ |
| description | Low-density parity-check (LDPC) block codes are popular forward error correction schemes due to their capacity-approaching characteristics. However, the realization of LDPC decoders that meet both low latency and high throughput is not a trivial challenge. Usually, this has been solved with the ASIC and FPGA technology that enables meeting the decoder design constraints. But the rise of parallel architectures, such as graphics processing units, and the scaling of CPU streaming extensions has shown that multicore and many-core technology can provide a flexible alternative to the development of dedicated LDPC decoders for the compute-intensive prototyping phase of the design of new codes. Under this light, this paper surveys the most relevant publications made in the past decade to programmable LDPC decoders. It looks at the advantages and disadvantages of parallel architectures and data-parallel programming models, and assesses how the design space exploration is pursued regarding key characteristics of the underlying code and decoding algorithm features. This paper concludes with a set of open problems in the field of communication systems on parallel programmable and reconfigurable architectures. |
| first_indexed | 2024-12-13T12:50:20Z |
| format | Article |
| id | doaj.art-483505e922cf4787995e5e7fb277519b |
| institution | Directory Open Access Journal |
| issn | 2169-3536 |
| language | English |
| last_indexed | 2024-12-13T12:50:20Z |
| publishDate | 2016-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Access |
| spelling | doaj.art-483505e922cf4787995e5e7fb277519b2022-12-21T23:45:21ZengIEEEIEEE Access2169-35362016-01-0146704671810.1109/ACCESS.2016.25942657523326A Survey on Programmable LDPC DecodersJoao Andrade0Gabriel Falcao1https://orcid.org/0000-0001-9805-6747Vitor Silva2Leonel Sousa3Department of Electrical and Computer Engineering, Instituto de Telecomunicações, University of Coimbra, Pólo II, Coimbra, PortugalDepartment of Electrical and Computer Engineering, Instituto de Telecomunicações, University of Coimbra, Pólo II, Coimbra, PortugalDepartment of Electrical and Computer Engineering, Instituto de Telecomunicações, University of Coimbra, Pólo II, Coimbra, PortugalInstituto de Engenharia de Sistemas e Computadores–Investigação e Desenvolvimento, Instituto Superior Técnico, Universidade de Lisboa, Lisboa, PortugalLow-density parity-check (LDPC) block codes are popular forward error correction schemes due to their capacity-approaching characteristics. However, the realization of LDPC decoders that meet both low latency and high throughput is not a trivial challenge. Usually, this has been solved with the ASIC and FPGA technology that enables meeting the decoder design constraints. But the rise of parallel architectures, such as graphics processing units, and the scaling of CPU streaming extensions has shown that multicore and many-core technology can provide a flexible alternative to the development of dedicated LDPC decoders for the compute-intensive prototyping phase of the design of new codes. Under this light, this paper surveys the most relevant publications made in the past decade to programmable LDPC decoders. It looks at the advantages and disadvantages of parallel architectures and data-parallel programming models, and assesses how the design space exploration is pursued regarding key characteristics of the underlying code and decoding algorithm features. This paper concludes with a set of open problems in the field of communication systems on parallel programmable and reconfigurable architectures.https://ieeexplore.ieee.org/document/7523326/LDPC codesLDPC decodersparallel computingCPUGPUreconfigurable computing |
| spellingShingle | Joao Andrade Gabriel Falcao Vitor Silva Leonel Sousa A Survey on Programmable LDPC Decoders IEEE Access LDPC codes LDPC decoders parallel computing CPU GPU reconfigurable computing |
| title | A Survey on Programmable LDPC Decoders |
| title_full | A Survey on Programmable LDPC Decoders |
| title_fullStr | A Survey on Programmable LDPC Decoders |
| title_full_unstemmed | A Survey on Programmable LDPC Decoders |
| title_short | A Survey on Programmable LDPC Decoders |
| title_sort | survey on programmable ldpc decoders |
| topic | LDPC codes LDPC decoders parallel computing CPU GPU reconfigurable computing |
| url | https://ieeexplore.ieee.org/document/7523326/ |
| work_keys_str_mv | AT joaoandrade asurveyonprogrammableldpcdecoders AT gabrielfalcao asurveyonprogrammableldpcdecoders AT vitorsilva asurveyonprogrammableldpcdecoders AT leonelsousa asurveyonprogrammableldpcdecoders AT joaoandrade surveyonprogrammableldpcdecoders AT gabrielfalcao surveyonprogrammableldpcdecoders AT vitorsilva surveyonprogrammableldpcdecoders AT leonelsousa surveyonprogrammableldpcdecoders |