A Survey on Programmable LDPC Decoders
Low-density parity-check (LDPC) block codes are popular forward error correction schemes due to their capacity-approaching characteristics. However, the realization of LDPC decoders that meet both low latency and high throughput is not a trivial challenge. Usually, this has been solved with the ASIC...
Main Authors: | Joao Andrade, Gabriel Falcao, Vitor Silva, Leonel Sousa |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2016-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/7523326/ |
Similar Items
-
Multi-Gbps LDPC Decoder on GPU Devices
by: Jingxin Dai, et al.
Published: (2022-10-01) -
OpenCL/CUDA Algorithms for Parallel Decoding of any Irregular LDPC Code using GPU
by: J. Broulim, et al.
Published: (2019-12-01) -
The decoding schemes of LDPC-codes. The efficiency ratings, advantages and further developments of LDPC-codes
by: A. G. Soltanov
Published: (2010-06-01) -
A Reliability Profile Based Low-Complexity Dynamic Schedule LDPC Decoding
by: Ruijia Yuan, et al.
Published: (2022-01-01) -
Error Exponents of LDPC Codes under Low-Complexity Decoding
by: Pavel Rybin, et al.
Published: (2021-02-01)