CMOS Technology for Increasing Efficiency of Clock Gating Techniques Using Tri-State Buffer
Clock gating is an effective technique of decreasing dynamic power dissipation in synchronous design. One of the methods used to realize this goal is to mask the clock which goes to the unnecessary to use in specific time. This paper will present a comparative analysis of this clock gating technique...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Walailak University
2016-01-01
|
| Series: | Walailak Journal of Science and Technology |
| Subjects: | |
| Online Access: | http://wjst.wu.ac.th/index.php/wjst/article/view/1992 |
| _version_ | 1818807519304220672 |
|---|---|
| author | Maan HAMEED Asem KHMAG Fakhrul ZAMAN Abdurrahman RAMLI |
| author_facet | Maan HAMEED Asem KHMAG Fakhrul ZAMAN Abdurrahman RAMLI |
| author_sort | Maan HAMEED |
| collection | DOAJ |
| description | Clock gating is an effective technique of decreasing dynamic power dissipation in synchronous design. One of the methods used to realize this goal is to mask the clock which goes to the unnecessary to use in specific time. This paper will present a comparative analysis of this clock gating technique in an 8-bit Arithmetic Logic Unit (ALU). The new clock gating method provides a solution to the problems in the existing techniques. The new proposed clock gating technique generating circuit uses tri-state buffer in a negative latch design, instead of OR gate logic. With the same function being performed, this circuit saves more power and reduces area used, irrespective of design performance. The minimum power gain realized 6.4 % percentage in total power consumption by executing 20 MHz frequency. It also used a 0.9 % occupation area. The proposed method was implemented by using ASIC design methodology, and 130 nm standard cell technology libraries were used for ASIC implementation. Furthermore, the architecture of the ALU was created using Verilog HDL language (32-Bit Quartus II 11.1 Web Edition). The simulation was carried out by using the Model Sim-Altera 10.0c (Quartus II 11.1 Starter Edition). Finally, the design will reduce complexity in hardware and similar clock power. |
| first_indexed | 2024-12-18T19:26:57Z |
| format | Article |
| id | doaj.art-484246f72e7b4002a1bc5bf12523bb8a |
| institution | Directory Open Access Journal |
| issn | 1686-3933 2228-835X |
| language | English |
| last_indexed | 2024-12-18T19:26:57Z |
| publishDate | 2016-01-01 |
| publisher | Walailak University |
| record_format | Article |
| series | Walailak Journal of Science and Technology |
| spelling | doaj.art-484246f72e7b4002a1bc5bf12523bb8a2022-12-21T20:55:51ZengWalailak UniversityWalailak Journal of Science and Technology1686-39332228-835X2016-01-0114410.14456/vol14iss4pp%pCMOS Technology for Increasing Efficiency of Clock Gating Techniques Using Tri-State BufferMaan HAMEED0Asem KHMAG1Fakhrul ZAMAN2Abdurrahman RAMLI3Department of Computer and Communication Systems Engineering, Universiti Putra Malaysia, SelangorDepartment of Computer and Communication Systems Engineering, Universiti Putra Malaysia, SelangorDepartment of Computer and Communication Systems Engineering, Universiti Putra Malaysia, SelangorDepartment of Computer and Communication Systems Engineering, Universiti Putra Malaysia, SelangorClock gating is an effective technique of decreasing dynamic power dissipation in synchronous design. One of the methods used to realize this goal is to mask the clock which goes to the unnecessary to use in specific time. This paper will present a comparative analysis of this clock gating technique in an 8-bit Arithmetic Logic Unit (ALU). The new clock gating method provides a solution to the problems in the existing techniques. The new proposed clock gating technique generating circuit uses tri-state buffer in a negative latch design, instead of OR gate logic. With the same function being performed, this circuit saves more power and reduces area used, irrespective of design performance. The minimum power gain realized 6.4 % percentage in total power consumption by executing 20 MHz frequency. It also used a 0.9 % occupation area. The proposed method was implemented by using ASIC design methodology, and 130 nm standard cell technology libraries were used for ASIC implementation. Furthermore, the architecture of the ALU was created using Verilog HDL language (32-Bit Quartus II 11.1 Web Edition). The simulation was carried out by using the Model Sim-Altera 10.0c (Quartus II 11.1 Starter Edition). Finally, the design will reduce complexity in hardware and similar clock power.http://wjst.wu.ac.th/index.php/wjst/article/view/1992Clock gatingpower dissipationdynamic powerlow powertri-state techniquesALU |
| spellingShingle | Maan HAMEED Asem KHMAG Fakhrul ZAMAN Abdurrahman RAMLI CMOS Technology for Increasing Efficiency of Clock Gating Techniques Using Tri-State Buffer Walailak Journal of Science and Technology Clock gating power dissipation dynamic power low power tri-state techniques ALU |
| title | CMOS Technology for Increasing Efficiency of Clock Gating Techniques Using Tri-State Buffer |
| title_full | CMOS Technology for Increasing Efficiency of Clock Gating Techniques Using Tri-State Buffer |
| title_fullStr | CMOS Technology for Increasing Efficiency of Clock Gating Techniques Using Tri-State Buffer |
| title_full_unstemmed | CMOS Technology for Increasing Efficiency of Clock Gating Techniques Using Tri-State Buffer |
| title_short | CMOS Technology for Increasing Efficiency of Clock Gating Techniques Using Tri-State Buffer |
| title_sort | cmos technology for increasing efficiency of clock gating techniques using tri state buffer |
| topic | Clock gating power dissipation dynamic power low power tri-state techniques ALU |
| url | http://wjst.wu.ac.th/index.php/wjst/article/view/1992 |
| work_keys_str_mv | AT maanhameed cmostechnologyforincreasingefficiencyofclockgatingtechniquesusingtristatebuffer AT asemkhmag cmostechnologyforincreasingefficiencyofclockgatingtechniquesusingtristatebuffer AT fakhrulzaman cmostechnologyforincreasingefficiencyofclockgatingtechniquesusingtristatebuffer AT abdurrahmanramli cmostechnologyforincreasingefficiencyofclockgatingtechniquesusingtristatebuffer |