CeSR + Assisted LDPC: A Holistic Strategy to Improve MLC NAND Flash Reliability
NAND flash suffers from program interference and retention errors, which negatively affect its reliability. Existing schemes preprocess raw data before writing them to reduce Raw Bit Error Rate (RBER) and leverage ECCs (such as LDPC codes) to reduce Uncorrectable Bit Error Rate (UBER). Prior arts fa...
Main Authors: | Hongwei Qin, Yutong Zhao, Dan Feng, Jingning Liu, Wei Tong |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9055021/ |
Similar Items
-
A Stepwise Rate-Compatible LDPC and Parity Management in NAND Flash Memory-Based Storage Devices
by: Seung-Ho Lim, et al.
Published: (2020-01-01) -
Efficient Design of Read Voltages and LDPC Codes in NAND Flash Memory Using Density Evolution
by: Chatuporn Duangthong, et al.
Published: (2023-01-01) -
3D NAND Flash Based on Planar Cells
by: Andrea Silvagni
Published: (2017-10-01) -
Bilayer LDPC Codes Combined with Perturbed Decoding for MLC NAND Flash Memory
by: Lingjun Kong, et al.
Published: (2024-01-01) -
Reliability of NAND Flash Memories: Planar Cells and Emerging Issues in 3D Devices
by: Alessandro S. Spinelli, et al.
Published: (2017-04-01)