An Efficient RTL Design for a Wearable Brain–Computer Interface

An Efficient RTL Design for a Wearable Brain–Computer Interface

This article proposes an efficient and accurate embedded motor imagery-based brain–computer interface (MI-BCI) that meets the requirements for wearable and real-time applications. To achieve a suitable accuracy considering hardware constraints, we explore BCI transducer algorithms, among which Infin...

Full description

Bibliographic Details
Main Authors:	Tahereh Vasei, Mohammad Ali Saber, Alireza Nahvy, Zainalabedin Navabi
Format:	Article
Language:	English
Published:	Hindawi-IET 2024-01-01
Series:	IET Computers & Digital Techniques
Online Access:	http://dx.doi.org/10.1049/2024/5596468

Similar Items

RTL2RTL Formal Equivalence: Boosting the Design Confidence
by: M V Achutha Kiran Kumar, et al.
Published: (2014-07-01)

Embedded core design with FPGAs /
by: 225712 Navabi, Zainalabedin
Published: (2007)

Verilog digital system design [Compact disc] /
by: 225712 Navabi, Zainalabedin
Published: (2006)

VHDL : modular design and synthesis of cores and systems /
by: 225712 Navabi, Zainalabedin
Published: (2007)

Embedded core design with FPGAs [electronic resource] /
by: 225712 Navabi, Zainalabedin
Published: (2007)

RTL/2 design and philosophy /
by: 230153 Barnes, John G. P.
Published: (1976)

Computer programming language RTL/2
by: 8096 British Standards Institution

VHDL [compact disc] : modular design and synthesis of cores and systems /
by: 225712 Navabi, Zainalabedin
Published: (2007)

Digital system test and testable design : using HDL models and architectures /
by: 225712 Navabi, Zainalabedin
Published: (c201)

RTL cookbook/
by: 274324 Lancaster, Don
Published: (1969)

RTL hardware design using VHDL : coding for efficiency, portability, and scalability /
by: Chu, Pong P., 1959-
Published: (2006)

Wearable brain computer interface (BCI) system
by: Lum, Jabez Hong Bang
Published: (2016)

RTL Conversion Method From Pipelined Synchronous RTL Models Into Asynchronous Ones
by: Shogo Semba, et al.
Published: (2022-01-01)

Design of Wearable EEG Devices Specialized for Passive Brain–Computer Interface Applications
by: Seonghun Park, et al.
Published: (2020-08-01)

Accelerating RTL Simulation with Hardware-Software Co-Design
by: Elsabbagh, Fares, et al.
Published: (2024)

Analysis of Minimal Channel Electroencephalography for Wearable Brain–Computer Interface
by: Arpa Suwannarat, et al.
Published: (2024-01-01)

An Open Dataset for Wearable SSVEP-Based Brain-Computer Interfaces
by: Fangkun Zhu, et al.
Published: (2021-02-01)

Analysis and Enhancement of Resilience for LSTM Accelerators Using Residue-Based CEDs
by: Nooshin Nosrati, et al.
Published: (2024-01-01)

Design of Wearable Headset with Steady State Visually Evoked Potential-Based Brain Computer Interface
by: Bor-Shyh Lin, et al.
Published: (2019-10-01)

Image Computation and Predicate Refinement for RTL Verilog using Word Level Proofs
by: Kroening, D, et al.
Published: (2007)

The RTL design of 32-bit RISC processor using verilog HDL /
by: Hafizul Hasni Manab, 1987-, et al.
Published: (2012)

RTL design of SHA-512 processor core for secure message hashing /
by: Chua, Lee Ping, 1982-, et al.
Published: (2008)

The RTL design of 32-bit RISC processor using verilog HDL
by: Manab, Hafizul Hasni
Published: (2012)

RTL design of SHA-512 processor core for secure message hashing
by: Chua, Lee Ping
Published: (2008)

System verilog RTL modeling with embedded assertions /
by: Chow, Chee Siang, 1984-, et al.
Published: (2012)

System verilog RTL modeling with embedded assertions
by: Chow, Chee Siang
Published: (2012)

Study of Drop Size Distribution in RTL Contactor
by: Adil A.A. Al-Hemiri, et al.
Published: (2024-02-01)

Automatic RTL Generation Tool of FPGAs for DNNs
by: Seojin Jang, et al.
Published: (2022-01-01)

sBCI-Headset—Wearable and Modular Device for Hybrid Brain-Computer Interface
by: Tatsiana Malechka, et al.
Published: (2015-02-01)

A wearable group-synchronized EEG system for multi-subject brain–computer interfaces
by: Yong Huang, et al.
Published: (2023-07-01)

A Wearable Channel Selection-Based Brain-Computer Interface for Motor Imagery Detection
by: Chi-Chun Lo, et al.
Published: (2016-02-01)

RTL development of a parameterizable Reed–Solomon Codec
by: Mateus G. Silva, et al.
Published: (2021-03-01)

High-Speed Visual Target Identification for Low-Cost Wearable Brain-Computer Interfaces
by: Dokyun Kim, et al.
Published: (2019-01-01)

A RTL Implementation of Heterogeneous Machine Learning Network for French Computer Assisted Pronunciation Training
by: Yanjing Bi, et al.
Published: (2023-05-01)

Test register insertion at RTL based on reduced BIST
by: Paraman, N., et al.
Published: (2017)

Redundant Hardware Components for ASIC. RTL Model and Synthesys
by: Valentin Rozanov, et al.
Published: (2018-05-01)

Heracles: A Tool for Fast RTL-Based Design Space Exploration of Multicore Processors
by: Kinsy, Michel A., et al.
Published: (2014)

The RTL design of 32-bit RISC processor using verilog HDL [electronic resource] /
by: Hafizul Hasni Manab, 1987-
Published: (2012)

RTL design of SHA-512 processor core for secure message hashing [electronic resource] /
by: Chua, Lee Ping, 1982-, et al.
Published: (2008)

RTL-DEVS: HDL Design and Simulation Methodology for DEVS Formalism-Based Simulation Tool
by: Bo-Seung Kwon, et al.
Published: (2022-12-01)