FPGA BASED 2×2 MMSE MIMO-OFDM SYSTEM USING XILINX SYSTEM GENERATOR
Multiple-input multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) is a powerful technique to increase the capacity of wireless communication system and decrease the effect of selective fading to flat fading channel. In this paper 2×2 MIMO-OFDM system is implemented using Xilin...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | Arabic |
| Published: |
Mustansiriyah University/College of Engineering
2017-01-01
|
| Series: | Journal of Engineering and Sustainable Development |
| Subjects: | |
| Online Access: | https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/561 |
| _version_ | 1797985031563509760 |
|---|---|
| author | Fadhil Sahib Hasan |
| author_facet | Fadhil Sahib Hasan |
| author_sort | Fadhil Sahib Hasan |
| collection | DOAJ |
| description |
Multiple-input multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) is a powerful technique to increase the capacity of wireless communication system and decrease the effect of selective fading to flat fading channel. In this paper 2×2 MIMO-OFDM system is implemented using Xilinx system generator (XSG). Simple MMSE equalizer is implemented at the receiver to detect the signal over MIMO channel. The following features are implemented and added to the proposed system: increasing security of the system using chaos based scrambling, using 16-ADQAM modulation to solve the ambiguity problem and implement FFT in pipelining method. The results show that the original data is recovered successfully at the receiver. The VHDL code file is generated for this system for Xilinx Virtex-4 device for hardware implementation purposes. The system is routed in successfully using ISE 14.1 program with resources of 21% slices Flip Flop, 57% LUT, 71% occupied slices and 87% DSP 48s numbers from the selected device. The Xilinx system generator is more flexible, easier, and reliable and gives optimum design for FPGA technique comparing with conventional FPGA design.
|
| first_indexed | 2024-04-11T07:11:04Z |
| format | Article |
| id | doaj.art-4887dc51b55d449fb0c777d6d4e072b7 |
| institution | Directory Open Access Journal |
| issn | 2520-0917 2520-0925 |
| language | Arabic |
| last_indexed | 2024-04-11T07:11:04Z |
| publishDate | 2017-01-01 |
| publisher | Mustansiriyah University/College of Engineering |
| record_format | Article |
| series | Journal of Engineering and Sustainable Development |
| spelling | doaj.art-4887dc51b55d449fb0c777d6d4e072b72022-12-22T04:38:12ZaraMustansiriyah University/College of EngineeringJournal of Engineering and Sustainable Development2520-09172520-09252017-01-01211FPGA BASED 2×2 MMSE MIMO-OFDM SYSTEM USING XILINX SYSTEM GENERATOR Fadhil Sahib Hasan0Electrical Engineering Department, Al-Mustansiriayah University, Baghdad, Iraq Multiple-input multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) is a powerful technique to increase the capacity of wireless communication system and decrease the effect of selective fading to flat fading channel. In this paper 2×2 MIMO-OFDM system is implemented using Xilinx system generator (XSG). Simple MMSE equalizer is implemented at the receiver to detect the signal over MIMO channel. The following features are implemented and added to the proposed system: increasing security of the system using chaos based scrambling, using 16-ADQAM modulation to solve the ambiguity problem and implement FFT in pipelining method. The results show that the original data is recovered successfully at the receiver. The VHDL code file is generated for this system for Xilinx Virtex-4 device for hardware implementation purposes. The system is routed in successfully using ISE 14.1 program with resources of 21% slices Flip Flop, 57% LUT, 71% occupied slices and 87% DSP 48s numbers from the selected device. The Xilinx system generator is more flexible, easier, and reliable and gives optimum design for FPGA technique comparing with conventional FPGA design. https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/561MIMOOFDMMMSEADQAMFPGAchaos based PRBG |
| spellingShingle | Fadhil Sahib Hasan FPGA BASED 2×2 MMSE MIMO-OFDM SYSTEM USING XILINX SYSTEM GENERATOR Journal of Engineering and Sustainable Development MIMO OFDM MMSE ADQAM FPGA chaos based PRBG |
| title | FPGA BASED 2×2 MMSE MIMO-OFDM SYSTEM USING XILINX SYSTEM GENERATOR |
| title_full | FPGA BASED 2×2 MMSE MIMO-OFDM SYSTEM USING XILINX SYSTEM GENERATOR |
| title_fullStr | FPGA BASED 2×2 MMSE MIMO-OFDM SYSTEM USING XILINX SYSTEM GENERATOR |
| title_full_unstemmed | FPGA BASED 2×2 MMSE MIMO-OFDM SYSTEM USING XILINX SYSTEM GENERATOR |
| title_short | FPGA BASED 2×2 MMSE MIMO-OFDM SYSTEM USING XILINX SYSTEM GENERATOR |
| title_sort | fpga based 2 2 mmse mimo ofdm system using xilinx system generator |
| topic | MIMO OFDM MMSE ADQAM FPGA chaos based PRBG |
| url | https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/561 |
| work_keys_str_mv | AT fadhilsahibhasan fpgabased22mmsemimoofdmsystemusingxilinxsystemgenerator |