An efficient ternary serial adder based on carbon nanotube FETs
This paper presents an efficient ternary serial adder for nanotechnology employing negative, positive and standard ternary logics. Multiple-valued logic results in chips with more density, less complexity and high-bandwidth data transfer. The unique properties of CNTFETs such as the capability of ad...
Main Authors: | Mohammad Hossein Moaiyeri, Molood Nasiri, Nooshin Khastoo |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2016-03-01
|
Series: | Engineering Science and Technology, an International Journal |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S2215098615001214 |
Similar Items
-
Comprehensive survey of ternary full adders: Statistics, corrections, and assessments
by: Sarina Nemati, et al.
Published: (2023-05-01) -
A Reliable and Energy-Efficient Nonvolatile Ternary Memory Based on Hybrid FinFET/RRAM Technology
by: Aram Yousefi, et al.
Published: (2022-01-01) -
Ternary Full Adder Designs Employing Unary Operators and Ternary Multiplexers
by: Ramzi A. Jaber, et al.
Published: (2023-05-01) -
Design of Ternary Logic and Arithmetic Circuits Using GNRFET
by: Zarin Tasnim Sandhie, et al.
Published: (2020-01-01) -
Post algebras and ternary adders
by: Daniel Etiemble
Published: (2023-03-01)