Design and implementation of high performance debugging system based on JTAG
A debugging system based on JTAG interface is proposed in this paper to provide an effective and convenient debugging method for domestic processor chip. The debugging system, which is based on JTAG standard, simplifies the design of the on-chip debugging hardware module. With little hardware overhe...
Main Authors: | Zhang Meijuan, Xin Kunpeng, Wang Lijuan, Deng Jiawei |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2023-04-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000160453 |
Similar Items
-
A Secure JTAG Wrapper for SoC Testing and Debugging
by: Kuen-Jong Lee, et al.
Published: (2022-01-01) -
A novel method for on-chip debugging based on RISC-V processor
by: Gao Shan, et al.
Published: (2022-01-01) -
Virtual GDB remote debugging technology and its application in emulator
by: Kan HUANG, et al.
Published: (2023-06-01) -
JTAG and Chip-Off Technologies in Computer Forensics
by: A. N. Yakovlev, et al.
Published: (2018-09-01) -
Debugging techniques in large systems /
by: 469626 Courant Computer Science Symposium (1st : June29th - July 1st, 1970: New York University), et al.
Published: (1970)