An Efficient FPGA-Based Gaussian Random Number Generator Using an Accurate Segmented Box–Muller Method
In this paper, we introduce an accurate, efficient, and optimized design and implementation of a Gaussian pseudo random number generator (PRNG) on a field-programmable gate array (FPGA) platform. A second-order segmented Box-Muller (S<sup>2</sup> BM) transformation is proposed as an alte...
Main Authors: | Samir Dahmani, Mountassar Maamoun, Ghania Zerari, Noureddine Chabini, Rachid Beguenane |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2023-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10162198/ |
Similar Items
-
Efficient FPGA based architecture for high‐order FIR filtering using simultaneous DSP and LUT reduced utilization
by: Mountassar Maamoun, et al.
Published: (2021-08-01) -
Reliability Sensitivity Analysis by the Axis Orthogonal Importance Sampling Method Based on the Box-Muller Transformation
by: Wei Zhao, et al.
Published: (2022-09-01) -
Gaussian Distributed Noise Generator Design Using MCU-STM32
by: M. Nanak Zakaria, et al.
Published: (2022-04-01) -
LiDAR Echo Gaussian Decomposition Algorithm for FPGA Implementation
by: Guoqing Zhou, et al.
Published: (2022-06-01) -
Construction and Optimization of Dynamic S-Boxes Based on Gaussian Distribution
by: Adel R. Alharbi, et al.
Published: (2023-01-01)