Enhancement of Deep Neural Network Recognition on MPSoC with Single Event Upset
This paper introduces a new finding regarding single event upsets (SEUs) in configuration memory, and their potential impact on enhancing the performance of deep neural networks (DNNs) on the multiprocessor system on chip (MPSoC) platform. Traditionally, SEUs are considered to have negative effects...
Main Authors: | Weitao Yang, Wuqing Song, Yaxin Guo, Yonghong Li, Chaohui He, Longsheng Wu, Bin Wang, Huan Liu, Guang Shi |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-12-01
|
Series: | Micromachines |
Subjects: | |
Online Access: | https://www.mdpi.com/2072-666X/14/12/2215 |
Similar Items
-
Fault injection and failure analysis on Xilinx 16 nm FinFET Ultrascale+ MPSoC
by: Weitao Yang, et al.
Published: (2022-06-01) -
An Inter-Processor Communication (IPC) Data Sharing Architecture in Heterogeneous MPSoC for OFDMA
by: Trio Adiono, et al.
Published: (2018-04-01) -
FOLD: Low-Level Image Enhancement for Low-Light Object Detection Based on FPGA MPSoC
by: Xiang Li, et al.
Published: (2024-01-01) -
Exploiting Multi-Level Parallelism for Run-Time Adaptive Inverse Kinematics on Heterogeneous MPSoCs
by: Leonardo Suriano, et al.
Published: (2020-01-01) -
Fine-Grained Communication-Aware Task Scheduling Approach for Acyclic and Cyclic Applications on MPSoCs
by: Kai Huang, et al.
Published: (2019-01-01)