A Pipelined Noise-Shaping SAR ADC Using Ring Amplifier

A Pipelined Noise-Shaping SAR ADC Using Ring Amplifier

In this study, a pipelined noise-shaping successive-approximation register analog-to-digital converter (PLNS-SAR ADC) structure was proposed to achieve high resolution and to be free from comparator design requirements. The inter-stage amplifier and integrator of the PLNS-SAR ADC were implemented th...

Full description

Bibliographic Details
Main Authors:	Juyong Lee, Seungjun Lee, Kihyun Kim, Hyungil Chae
Format:	Article
Language:	English
Published:	MDPI AG 2021-08-01
Series:	Electronics
Subjects:	analog-to-digital converter noise-shaping pipelined SAR ADC pipelined noise-shaping SAR ADC ring amplifier filter mismatch
Online Access:	https://www.mdpi.com/2079-9292/10/16/1968

Similar Items

2nd-Order Pipelined Noise-Shaping SAR ADC Using Error-Feedback Structure
by: Jihyun Baek, et al.
Published: (2022-09-01)

Conception and Simulation of a 2-Then-1-Bit/Cycle Noise-Shaping SAR ADC
by: Kihyun Kim, et al.
Published: (2021-10-01)

Continuous-Time Pipelined ADC: A Breed of Continuous-Time ADCs for Wideband Data Conversion
by: Hajime Shibata
Published: (2023-01-01)

A 9-Bit 500-ms/s 4-Stage Pipelined SAR ADC With Wide Input Common-Mode Range Using Replica-Biased Dynamic Residue Amplifiers
by: Hyeonsik Kim, et al.
Published: (2023-01-01)

Signal-Independent Background Calibration with Fast Convergence Speed in Pipeline-SAR ADC
by: Yu-Jun Wang, et al.
Published: (2023-01-01)

A Power-Efficient Pipelined ADC with an Inherent Linear 1-Bit Flip-Around DAC
by: Peiyuan Wan, et al.
Published: (2020-01-01)

A 12-bit 1.1GS/s Pipelined-SAR ADC With Adaptive Inter-Stage Redundancy in 28 nm CMOS
by: Xianshan Wen, et al.
Published: (2024-01-01)

A 200-MS/s 10-Bit SAR ADC Applied in WLAN Systems
by: Yu Zhang, et al.
Published: (2023-06-01)

An Overview of Noise-Shaping SAR ADC: From Fundamentals to the Frontier
by: Lu Jie, et al.
Published: (2021-01-01)

A Single-Amplifier Dual-Residue Pipelined-SAR ADC
by: Min-Jae Seo
Published: (2021-02-01)

A Triple-Mode Performance-Optimized Reconfigurable Incremental ADC for Smart Sensor Applications
by: Byungjoo Oh, et al.
Published: (2019-01-01)

A 2.5-GS/s Four-Way-Interleaved Ringamp-Based Pipelined-SAR ADC with Digital Background Calibration in 28-nm CMOS
by: Jingchao Lan, et al.
Published: (2021-12-01)

A 16.5-μW 73.7-dB-SNDR Second-Order Fully Passive Noise-Shaping SAR ADC With a Hybrid Switching Procedure
by: Zheng Li, et al.
Published: (2023-01-01)

Basic Block of Pipelined ADC Design Requirements
by: V. Kledrowetz, et al.
Published: (2011-04-01)

Recent Advances in High-Resolution Hybrid Discrete-Time Noise-Shaping ADCs
by: Dongyang Jiang, et al.
Published: (2021-01-01)

Systematic design for optimisation of pipelined ADCs /
by: 262044 Goes, Joao, et al.
Published: (2001)

Low-Power SAR ADCs: Basic Techniques and Trends
by: Pieter Harpe
Published: (2022-01-01)

Digitally assisted pipeline ADCs : theory and implementation /
by: 270449 Murmann, Boris, et al.
Published: (2004)

A 12-Bit 2 GS/s Single-Channel High Linearity Pipelined ADC in 40 nm CMOS
by: Feitong Wu, et al.
Published: (2023-06-01)

Interchannel Mismatch Calibration Techniques for Time-Interleaved SAR ADCs
by: Mojtaba Bagheri, et al.
Published: (2021-01-01)

Dither‐based background calibration of capacitor mismatch and gain error in pipelined noise shaping successive approximation register ADCs
by: Peng Wang, et al.
Published: (2019-09-01)

A 13-Bit 1-MS/s SAR ADC With Completion-Aware Background Capacitor Mismatch Calibration
by: Sunghyun Bae, et al.
Published: (2023-01-01)

A 12-bit High-Speed Time-Interleaved Pipelined Asynchronous Successive-Approximation ADC in 22-nm FDSOI CMOS
by: Hamid Karrari, et al.
Published: (2024-01-01)

Telescopic Op-Amp Optimization for MDAC Circuit Design
by: Abdelghani Dendouga, et al.
Published: (2016-12-01)

Exploiting Smallest Error to Calibrate Non-Linearity in SAR Adcs
by: Hua Fan, et al.
Published: (2018-01-01)

A 10-Bits 50-MS/s SAR ADC Based on Area-Efficient and Low-Energy Switching Scheme
by: Chi-Chang Lu, et al.
Published: (2020-01-01)

A 121 dB SNDR Zoom ADC Using Dynamic Amplifier and Asynchronous SAR Quantizer
by: Yangchen Jia, et al.
Published: (2023-01-01)

8-bit CMOS asynchronous dynamic reference ADC
by: Ng, Xiang Yang
Published: (2024)

Low Power SAR ADC Design with Digital Background Calibration Algorithm
by: Shouping Li, et al.
Published: (2020-10-01)

A 16-Bit 120 MS/s Pipelined ADC Using a Multi-Level Dither Technique
by: Junjie Wu, et al.
Published: (2022-11-01)

Time-Interleaved SAR ADC with Background Timing-Skew Calibration for UWB Wireless Communication in IoT Systems
by: Kiho Seong, et al.
Published: (2020-04-01)

Design of current-mode CMOS ADC circuit based on pipelined structure(基于Pipelined结构的电流型CMOS模数转换器电路设计)
by: ZHOUXuan-chang(周选昌), et al.
Published: (2013-11-01)

Compensating Processing Delay in Excess of One Clock Cycle in Noise Shaping Loops Without Altering the Filter Topology
by: Christiaan E. Lokin, et al.
Published: (2021-01-01)

A 7.6-nW 1-kS/s 10-Bit SAR ADC for Biomedical Applications
by: Yunfeng Hu, et al.
Published: (2022-11-01)

A Self-Calibration of Capacitor Mismatch Error for Pipeline ADCs
by: Dong-Hwan Seo, et al.
Published: (2023-11-01)

An Analysis of Noise in Multi-Bit ΣΔ Modulators with Low-Frequency Input Signals
by: Pablo Vera, et al.
Published: (2022-10-01)

A 78 dB 0.417 mW Second-Order NS SAR ADC with Dynamic Amplifier-Assisted Integrator
by: Dingkang Cui, et al.
Published: (2024-01-01)

Dickson-Charge-Pump-Based Voltage-to-Time Conversion for Time-Based ADCs in 28-nm CMOS
by: Ali Esmailiyan, et al.
Published: (2021-01-01)

A 12-Bit SAR ADC with Binary Search Calibration Algorithm for a Split Capacitor
by: Je-I Yang, et al.
Published: (2024-01-01)

A Calibration-Free, 16-Channel, 50-MS/s, 14-Bit, Pipelined-SAR ADC with Reference/Op-Amp Sharing and Optimized Stage Resolution Distribution
by: Yimin Wu, et al.
Published: (2022-02-01)