RTL-DEVS: HDL Design and Simulation Methodology for DEVS Formalism-Based Simulation Tool

RTL-DEVS: HDL Design and Simulation Methodology for DEVS Formalism-Based Simulation Tool

DEVS (Discrete Event System Specification) is widely used in modeling and simulation fields to design, validate, and implement complex response systems. DEVS provides a robust formalism for system design using event-driven, state-based models with explicitly defined temporal information. We extend t...

Full description

Bibliographic Details
Main Authors:	Bo-Seung Kwon, Sang-Won Jung, Young-Dan Noh, Jong-Sik Lee, Young-Shin Han
Format:	Article
Language:	English
Published:	MDPI AG 2022-12-01
Series:	Telecom
Subjects:	model simulation HDL hardware description language RTL
Online Access:	https://www.mdpi.com/2673-4001/4/1/2

Similar Items

Redundant Hardware Components for ASIC. RTL Model and Synthesys
by: Valentin Rozanov, et al.
Published: (2018-05-01)

ReTrustFSM: Toward RTL Hardware Obfuscation-A Hybrid FSM Approach
by: M. Sazadur Rahman, et al.
Published: (2023-01-01)

Speed Optimization in DEVS-Based Simulations: A Memoization Approach
by: Bo Seung Kwon, et al.
Published: (2023-12-01)

RTL Conversion Method From Pipelined Synchronous RTL Models Into Asynchronous Ones
by: Shogo Semba, et al.
Published: (2022-01-01)

SLLB-DEVS: An Approach for DEVS Based Modeling of Semiconductor Lithography Load Balance
by: Young Shin Han, et al.
Published: (2021-05-01)

Study of Drop Size Distribution in RTL Contactor
by: Adil A.A. Al-Hemiri, et al.
Published: (2024-02-01)

Spatial Data Dependence Graph Based Pre-RTL Simulator for Convolutional Neural Network Dataflows
by: Jooho Wang, et al.
Published: (2022-01-01)

Monitoring Kapal Menggunakan Automatic Identification System(AIS) Dengan RTL-SDR dan Low Noise Amplifier (LNA)
by: Rani Purnama Sari, et al.
Published: (2022-09-01)

System verilog RTL modeling with embedded assertions /
by: Chow, Chee Siang, 1984-, et al.
Published: (2012)

A Configurable and Fully Synthesizable RTL-Based Convolutional Neural Network for Biosensor Applications
by: Pervesh Kumar, et al.
Published: (2022-03-01)

Retrovirus-Derived RTL/SIRH: Their Diverse Roles in the Current Eutherian Developmental System and Contribution to Eutherian Evolution
by: Tomoko Kaneko-Ishino, et al.
Published: (2023-09-01)

A Low-Complexity and High-Throughput RTL Design of a BCH (15,7) Decoder
by: Hendra Setiawan
Published: (2012-09-01)

System verilog RTL modeling with embedded assertions[electronic resource] /
by: Chow, Chee Siang, 1984-, et al.
Published: (2012)

Structured Design of Complex Hardware Microarchitectures Based on Explicit Generic Implementations of Custom Microarchitectural Mechanisms
by: Alexander Antonov
Published: (2022-03-01)

HDL programming fundamentals : VHDL and Verilog /
by: Botros, Nazeih, 1945-
Published: (2006)

Noise Reduction in RTL-SDR using Least Mean Square and Recursive Least Square
by: Aviv Yuniar Rahman, et al.
Published: (2020-04-01)

RTL hardware design using VHDL : coding for efficiency, portability, and scalability /
by: Chu, Pong P., 1959-
Published: (2006)

Optimizing RTL Code Obfuscation: New Methods Based on XML Syntax Tree
by: Hanwen Yi, et al.
Published: (2023-12-01)

HDL programming fundamentals [compact disc]: VHDL and Verilog /
by: Botros, Nazeih, 1945-
Published: (2006)

Rancang Bangun Receiver Sinyal ADS-B Pesawat Menggunakan RTL-SDR serta Antena 1090 MHz
by: Fery Irawan, et al.
Published: (2020-09-01)

Detecting Unknown Hardware Trojans in Register Transfer Level Leveraging Verilog Conditional Branching Features
by: Sarwono Sutikno, et al.
Published: (2023-01-01)

A Hardware Architecture of a Counter-Based Entropy Coder
by: Armein Z R Langi
Published: (2012-04-01)

Using Activity Metrics for DEVS Simulation Profiling
by: Muzy A., et al.
Published: (2014-01-01)

Design through Verilog HDL /
by: 221530 Padmanabhan, T.R., et al.
Published: (2004)

Silos 2001 [compact disc] : verilog HDL logic simulator /
by: 287192 Ciletti, Michael D.
Published: (2003)

DevOps /
by: Freeman, Emily, author 653552, et al.
Published: (2019)

Modeling, synthesis, and rapid prototyping with the Verilog HDL /
by: 287192 Ciletti, Michael D.
Published: (1999)

GO-DEVS: Storage and Retrieval System for DEVS Models Using Graph and Ontology Representation
by: Chun-Hee Lee, et al.
Published: (2021-10-01)

Verilog HDL : a guide to digital design and synthesis /
by: 275490 Palnitkar, Samir
Published: (2003)

A study of RMF monitoring using DEVS simulation
by: Shao, Min, 1975-
Published: (2013)

Rancang Bangun Monitoring Lokasi Pesawat Menggunakan ADS-B dengan RTL-SDR dan Raspberry Pi
by: M Yoga Azto Diraputra, et al.
Published: (2021-09-01)

Is DevOps another Project Management Methodology?
by: Logica BANICA, et al.
Published: (2017-01-01)

Roles of retrovirus-derived PEG10 and PEG11/RTL1 in mammalian development and evolution and their involvement in human disease
by: Hirosuke Shiura, et al.
Published: (2023-09-01)

Learning DevOps: A comprehensive guide to accelerating DevOps culture adoption with Terraform, Azure DevOps, Kubernetes, and Jenkins. /
by: Krief, Mikael, author 655267
Published: (2022)

Isolation of HDL2 and HDL3 assessment of concentration of cholesterol
by: Dusti M
Published: (1997-09-01)

Alterations of HDL’s to piHDL’s Proteome in Patients with Chronic Inflammatory Diseases, and HDL-Targeted Therapies
by: Veronika Vyletelová, et al.
Published: (2022-10-01)

The metabolism and anti-atherogenic properties of HDL
by: Kerry-Anne Rye, et al.
Published: (2009-01-01)

Electronic Computer-Aided Design for Low-Level Modeling of Networks-on-Chip
by: Evgeny V. Lezhnev, et al.
Published: (2024-01-01)

The Current Status of Research on High-Density Lipoproteins (HDL): A Paradigm Shift from HDL Quantity to HDL Quality and HDL Functionality
by: Kyung-Hyun Cho
Published: (2022-04-01)

A DBN-DEVS Extension for Modeling and Simulate Uncertain Systems
by: Sid Ahmed Mokhtar Mostefaoui, et al.
Published: (2021-12-01)