In-Pipeline Processor Protection against Soft Errors
The shrinking of technology nodes allows higher performance, but susceptibility to soft errors increases. The protection has been implemented mainly by lockstep or hardened process techniques, which results in a lower frequency, a larger area, and higher power consumption. We propose a protection te...
Main Authors: | Ján Mach, Lukáš Kohútka, Pavel Čičák |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-05-01
|
Series: | Journal of Low Power Electronics and Applications |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9268/13/2/33 |
Similar Items
-
On-Chip Bus Protection against Soft Errors
by: Ján Mach, et al.
Published: (2023-11-01) -
Design and Evaluation of Open-Source Soft-Core Processors
by: Mario Gazziro, et al.
Published: (2024-02-01) -
An ultra-low-power processor pipeline-structure
by: Deng Tianchuan, et al.
Published: (2019-06-01) -
A novel method for on-chip debugging based on RISC-V processor
by: Gao Shan, et al.
Published: (2022-01-01) -
Impact of Microarchitectural Differences of RISC-V Processor Cores on Soft Error Effects
by: Hyungmin Cho
Published: (2018-01-01)