Performance aware shared memory hierarchy model for multicore processors
Abstract Despite the fact that multicore processors have a better instruction execution speed and lower power consumption, they also encounter a set of design challenges. The appearance of multicore and many core architectures has raised the problem of managing shared hierarchical memory systems. Th...
Main Authors: | Ahmed M. Mohamed, Nada Mubark, Saad Zagloul |
---|---|
Format: | Article |
Language: | English |
Published: |
Nature Portfolio
2023-05-01
|
Series: | Scientific Reports |
Online Access: | https://doi.org/10.1038/s41598-023-34297-3 |
Similar Items
-
Locality-aware cache hierarchy management for multicore processors
by: Kurian, George, Ph. D. Massachusetts Institute of Technology
Published: (2015) -
Cycle-accurate modeling of multicore processors on FPGAs
by: Khan, Asif I. (Asif Imtiaz)
Published: (2014) -
Automatic analysis of scratch-pad memory code for heterogeneous multicore processors
by: Donaldson, A, et al.
Published: (2010) -
Fast processing RNA-Seq on multicore processor
by: Lee, Jia Bin, et al.
Published: (2021) -
Fast Processing RNA-Seq on Multicore Processor
by: Lee Jia Bin, et al.
Published: (2021-12-01)