Combining instruction prefetching with partial cache locking to improve WCET in real-time systems.

Caches play an important role in embedded systems to bridge the performance gap between fast processor and slow memory. And prefetching mechanisms are proposed to further improve the cache performance. While in real-time systems, the application of caches complicates the Worst-Case Execution Time (W...

Full description

Bibliographic Details
Main Authors: Fan Ni, Xiang Long, Han Wan, Xiaopeng Gao
Format: Article
Language:English
Published: Public Library of Science (PLoS) 2013-01-01
Series:PLoS ONE
Online Access:http://europepmc.org/articles/PMC3873299?pdf=render
_version_ 1818297410770698240
author Fan Ni
Xiang Long
Han Wan
Xiaopeng Gao
author_facet Fan Ni
Xiang Long
Han Wan
Xiaopeng Gao
author_sort Fan Ni
collection DOAJ
description Caches play an important role in embedded systems to bridge the performance gap between fast processor and slow memory. And prefetching mechanisms are proposed to further improve the cache performance. While in real-time systems, the application of caches complicates the Worst-Case Execution Time (WCET) analysis due to its unpredictable behavior. Modern embedded processors often equip locking mechanism to improve timing predictability of the instruction cache. However, locking the whole cache may degrade the cache performance and increase the WCET of the real-time application. In this paper, we proposed an instruction-prefetching combined partial cache locking mechanism, which combines an instruction prefetching mechanism (termed as BBIP) with partial cache locking to improve the WCET estimates of real-time applications. BBIP is an instruction prefetching mechanism we have already proposed to improve the worst-case cache performance and in turn the worst-case execution time. The estimations on typical real-time applications show that the partial cache locking mechanism shows remarkable WCET improvement over static analysis and full cache locking.
first_indexed 2024-12-13T04:19:00Z
format Article
id doaj.art-54602abdaf844a7789434ba4c9859e19
institution Directory Open Access Journal
issn 1932-6203
language English
last_indexed 2024-12-13T04:19:00Z
publishDate 2013-01-01
publisher Public Library of Science (PLoS)
record_format Article
series PLoS ONE
spelling doaj.art-54602abdaf844a7789434ba4c9859e192022-12-21T23:59:48ZengPublic Library of Science (PLoS)PLoS ONE1932-62032013-01-01812e8297510.1371/journal.pone.0082975Combining instruction prefetching with partial cache locking to improve WCET in real-time systems.Fan NiXiang LongHan WanXiaopeng GaoCaches play an important role in embedded systems to bridge the performance gap between fast processor and slow memory. And prefetching mechanisms are proposed to further improve the cache performance. While in real-time systems, the application of caches complicates the Worst-Case Execution Time (WCET) analysis due to its unpredictable behavior. Modern embedded processors often equip locking mechanism to improve timing predictability of the instruction cache. However, locking the whole cache may degrade the cache performance and increase the WCET of the real-time application. In this paper, we proposed an instruction-prefetching combined partial cache locking mechanism, which combines an instruction prefetching mechanism (termed as BBIP) with partial cache locking to improve the WCET estimates of real-time applications. BBIP is an instruction prefetching mechanism we have already proposed to improve the worst-case cache performance and in turn the worst-case execution time. The estimations on typical real-time applications show that the partial cache locking mechanism shows remarkable WCET improvement over static analysis and full cache locking.http://europepmc.org/articles/PMC3873299?pdf=render
spellingShingle Fan Ni
Xiang Long
Han Wan
Xiaopeng Gao
Combining instruction prefetching with partial cache locking to improve WCET in real-time systems.
PLoS ONE
title Combining instruction prefetching with partial cache locking to improve WCET in real-time systems.
title_full Combining instruction prefetching with partial cache locking to improve WCET in real-time systems.
title_fullStr Combining instruction prefetching with partial cache locking to improve WCET in real-time systems.
title_full_unstemmed Combining instruction prefetching with partial cache locking to improve WCET in real-time systems.
title_short Combining instruction prefetching with partial cache locking to improve WCET in real-time systems.
title_sort combining instruction prefetching with partial cache locking to improve wcet in real time systems
url http://europepmc.org/articles/PMC3873299?pdf=render
work_keys_str_mv AT fanni combininginstructionprefetchingwithpartialcachelockingtoimprovewcetinrealtimesystems
AT xianglong combininginstructionprefetchingwithpartialcachelockingtoimprovewcetinrealtimesystems
AT hanwan combininginstructionprefetchingwithpartialcachelockingtoimprovewcetinrealtimesystems
AT xiaopenggao combininginstructionprefetchingwithpartialcachelockingtoimprovewcetinrealtimesystems