An Approximate Adder With a Near-Normal Error Distribution: Design, Error Analysis and Practical Application
This article presents a novel approximate adder that is design-optimized and has optimized error metrics. Optimization in design translates into optimization of the design parameters such as delay, power, and area/resources, and optimization of the error metrics points to the usefulness of the propo...
Main Authors: | Padmanabhan Balasubramanian, Raunaq Nayar, Douglas L. Maskell, Nikos E. Mastorakis |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9309208/ |
Similar Items
-
An approximate adder with a near-normal error distribution : design, error analysis and practical application
by: Balasubramanian, Padmanabhan, et al.
Published: (2021) -
Gate-Level Static Approximate Adders: A Comparative Analysis
by: Padmanabhan Balasubramanian, et al.
Published: (2021-11-01) -
High-Speed and Energy-Efficient Carry Look-Ahead Adder
by: Padmanabhan Balasubramanian, et al.
Published: (2022-08-01) -
Gate-level static approximate adders : a comparative analysis
by: Balasubramanian, Padmanabhan, et al.
Published: (2021) -
Hardware optimized and error reduced approximate adder
by: Balasubramanian, Padmanabhan, et al.
Published: (2020)