Polynomial Method for PLL Controller Optimization
The Phase-Locked Loop (PLL) is a key component of modern electronic communication and control systems. PLL is designed to extract signals from transmission channels. It plays an important role in systems where it is required to estimate the phase of a received signal, such as carrier tracking from g...
Main Authors: | Tsung-Yu Chiou, Ta-Chung Wang, Sanjay Lall |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2011-06-01
|
Series: | Sensors |
Subjects: | |
Online Access: | http://www.mdpi.com/1424-8220/11/7/6575/ |
Similar Items
-
Design of phase detector and frequency divider in phase-locked loop (PLL) /
by: 286726 Charlene Isabella Raynold, et al.
Published: (2007) -
Design of phase detector and frequency divider in phase-locked loop (PLL) [electronic resource]/
by: 286726 Charlene Isabella Raynold, et al.
Published: (2007) -
Merekabentuk penjana isyarat menggunakan pensintesis frekuensi dengan pll /
by: 429451 Arni Kesumawati Hasan
Published: (2000) -
Application of a Simplified PLL Algorithm for Unbalanced Three Phase Systems by Using Low Cost Microcontrollers
by: Mustafa Cem Ozkilic, et al.
Published: (2018-01-01) -
A Three-Phase Frequency-Fixed DSOGI-PLL With Low Computational Effort
by: Benjamin Hoepfner, et al.
Published: (2023-01-01)