Timing-Error Detection Design Considerations in Subthreshold: An 8-bit Microprocessor in 65 nm CMOS

Timing-Error Detection Design Considerations in Subthreshold: An 8-bit Microprocessor in 65 nm CMOS

This paper presents the first known timing-error detection (TED) microprocessor able to operate in subthreshold. Since the minimum energy point (MEP) of static CMOS logic is in subthreshold, there is a strong motivation to design ultra-low-power systems that can operate in this region. However, expo...

Full description

Bibliographic Details
Main Authors: Lauri Koskinen, Matthew J. Turnquist, Erkka Laulainen, Jani Mäkipää
Format: Article
Language:English
Published: MDPI AG 2012-06-01
Series:Journal of Low Power Electronics and Applications
Subjects:
subthreshold
ultra-low-power
timing-error detection
subthreshold source-coupled logic
SCL
weak inversion
dynamic supply voltage
dynamic voltage scaling
Online Access:http://www.mdpi.com/2079-9268/2/2/180

Similar Items

Similar Items