Exploration of Power-Savings on Multi-Core Architectures With Offloaded Real-Time Operating System

Exploration of Power-Savings on Multi-Core Architectures With Offloaded Real-Time Operating System

A Real-time Operating System (RTOS) manages the execution order of tasks with a scheduling algorithm to meet timing requirements. The scheduler frequently checks for ready tasks during context-switching. However, high task numbers can cause longer processing time in this routine. RTOSs are mainly im...

Full description

Bibliographic Details
Main Authors:	Gokhan Akgun, Bozhidar Kolarov, Hendrik Kalberlah, Cornelia Wulf, Michael Willig, Jens Rettkowski, Diana Gohringer
Format:	Article
Language:	English
Published:	IEEE 2024-01-01
Series:	IEEE Access
Subjects:	Dynamic voltage and frequency scaling (DVFS) field programmable gate array (FPGA) multi-core architecture power management real-time operating system (RTOS)
Online Access:	https://ieeexplore.ieee.org/document/10399769/

Similar Items

Custom Soft-Core RISC Processor Validation Based on Real-Time Event Handling Scheduler FPGA Implementation
by: Ionel Zagan, et al.
Published: (2023-01-01)

AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors
by: Ahmed Kamaleldin, et al.
Published: (2022-01-01)

Towards a Modular RISC-V Based Many-Core Architecture for FPGA Accelerators
by: Ahmed Kamaleldin, et al.
Published: (2020-01-01)

High-Performance Computing of Real-Time and Multichannel Histograms: A Full FPGA Approach
by: Andrea Costa, et al.
Published: (2022-01-01)

Experience Report: Towards Extending an OSEK-Compliant RTOS with Mixed Criticality Support
by: Tarun Gupta, et al.
Published: (2018-09-01)

DESARROLLO DE UN SISTEMA PARA EL CONTEO DE MÚLTIPLES SEÑALES ENCOINCIDENCIA BASADO EN TECNOLOGÍA FPGA
by: M. Bolaños, et al.
Published: (2023-03-01)

Design of Portable Quadrupole Mass Spectrometry Control System Based on FPGA
by: GE Wei-min, et al.
Published: (2023-01-01)

An FPGA implementation of RSA processor core for public-key cryptosystem /
by: 185448 Tan, Siang Lin
Published: (2001)

Multi-core ladder rung processor on field programmable gate array /
by: Yeap, Han Chien, 1990-, et al.
Published: (2014)

Multi-directional matrix converter for low power application using field-programmable gate array
by: Toosi, Saman
Published: (2015)

Multi-core ladder rung processor on field programmable gate array [electronic resource] /
by: Yeap, Han Chien, 1990-
Published: (2014)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA) /
by: 226850 Abdul Aziz Abdul Rahman
Published: (2003)

FPGA-Based Degradation and Reliability Monitor for Underground Cables
by: Unai Garro, et al.
Published: (2019-04-01)

Architecture Design of 2-D Discrete Wavelet Transformation Algorithm using Field Programmable Gate Array (FPGA)
by: Maha Hasso, et al.
Published: (2014-07-01)

A Linked List-Based Algorithm for Blob Detection on Embedded Vision-Based Sensors
by: Ricardo Acevedo-Avila, et al.
Published: (2016-05-01)

PAU/RAD: Design and Preliminary Calibration Results of a New L-Band Pseudo-Correlation Radiometer Concept
by: Enric Valencia, et al.
Published: (2008-07-01)

A Digital Realization of Neuroglial Interaction Model and Its Network Structure
by: Mahsasadat Seyedbarhagh, et al.
Published: (2022-01-01)

Optimized Memory Allocation and Power Minimization for FPGA-Based Image Processing
by: Paulo Garcia, et al.
Published: (2019-01-01)

RPC-Based Orthorectification for Satellite Images Using FPGA
by: Rongting Zhang, et al.
Published: (2018-08-01)

Improvement in Voltage Gain of Interleaved High Step-Down Converter
by: Kuo-Ing Hwu, et al.
Published: (2020-02-01)

ASIR: Application-Specific Instruction-Set Router for NoC-Based MPSoCs
by: Jens Rettkowski, et al.
Published: (2018-06-01)

Real-Time Performance Benchmarking of RISC-V Architecture: Implementation and Verification on an EtherCAT-Based Robotic Control System
by: Taeho Yoo, et al.
Published: (2024-02-01)

Designing with FPGAs and CPLDs /
by: 240588 Zeidman, Bob
Published: (2002)

Shortest path processor using FPGA /
by: 259595 Rizal Kasyrno Ghazali
Published: (1999)

Development of software interface for shortest path processor [microfilm] /
by: Alagendra Prakash Jayaraman
Published: (2001)

Designing with FPGAs and CPLDs /
by: 378537 Jenkins, Jesse H.
Published: (1994)

Development of software interface for shortest path processor /
by: 238780 Alagendra Prakash Jayaraman
Published: (2001)

Implementation of ether interface for nios processor /
by: 372855 Edwin Edward
Published: (2006)

Interference Signal Identification of Sensor Array Based on Convolutional Neural Network and FPGA Implementation
by: Lin Huang, et al.
Published: (2021-11-01)

Design of efficient binary multiplier architecture using hybrid compressor with FPGA implementation
by: V. Thamizharasan, et al.
Published: (2024-04-01)

Analytical Delay Evaluation for FPGA-Based Repetitive Controller in AC Variable Frequency Applications
by: Alessandro Faro, et al.
Published: (2024-01-01)

The Proposition of Three Approaching Ways to Implement Tan-sigmoid Activation Function in FPGA
by: Manal Ali, et al.
Published: (2022-02-01)

Design and Implementation of Synthetic Aperture Radar (SAR) Field-Programmable Gate Array (FPGA)-Based Processor
by: Yee Kit Chan, et al.
Published: (2022-02-01)

FPGA Implementation of a Convolutional Neural Network and Its Application for Pollen Detection upon Entrance to the Beehive
by: Tomyslav Sledevič, et al.
Published: (2022-11-01)

Random missing tooth error detection in crankshaft function of an engine control unit
by: Fatimah Abd Rahman, et al.
Published: (2020-06-01)

Design, Implementation, and Analysis of High-Speed Single-Stage N-Sorters and N-Filters
by: Robert B. Kent, et al.
Published: (2021-01-01)

FPGA-Based Implementation of Ship Detection for Satellite On-Board Processing
by: Ming Xu, et al.
Published: (2022-01-01)

Use of Carry Chain Logic and Design System Extensions to Construct Significantly Faster and Larger Single-Stage N-Sorters and N-Filters
by: Robert B. Kent, et al.
Published: (2022-01-01)

Review on FPGA-Based Accelerators in Deep Learning
by: LIU Tengda1, ZHU Junwen1, ZHANG Yiwen2+
Published: (2021-11-01)

Dual-sampling sigma-delta analog-to-digital converter implementation in field-programmable gate array
by: Noor Shah, Mohd Syahril
Published: (2013)