Multi-Functional Resource-Constrained Elliptic Curve Cryptographic Processor
With the rising data evolution, the demand for secured communications over networks is rising immensely. Elliptic Curve Cryptography (ECC) provides an attractive solution to fulfill the requirements of modern network applications. Many proposals published over the year over different variants of ECC...
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2023-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10015763/ |
| _version_ | 1797902284433129472 |
|---|---|
| author | Binh Kieu Do-Nguyen Cuong Pham-Quoc Ngoc-Thinh Tran Cong-Kha Pham Trong-Thuc Hoang |
| author_facet | Binh Kieu Do-Nguyen Cuong Pham-Quoc Ngoc-Thinh Tran Cong-Kha Pham Trong-Thuc Hoang |
| author_sort | Binh Kieu Do-Nguyen |
| collection | DOAJ |
| description | With the rising data evolution, the demand for secured communications over networks is rising immensely. Elliptic Curve Cryptography (ECC) provides an attractive solution to fulfill the requirements of modern network applications. Many proposals published over the year over different variants of ECC satisfied some of the issues. Nevertheless, modern network applications such as Internet-of-Thing (IoT) and Software-Defined Networking (SDN) put the requirements on various aspects and can only be solved by different ECC algorithms. Looking at this point of view, an efficient architecture that could combine multiple ECC algorithms becomes an urgent request. In addition, even though many investigations of ECC on Field-Programmable Gate Arrays (FPGA), an efficient architecture that could be well-deployed on Application-Specific Integrated Circuit (ASIC) needs to get more study. Therefore, this paper proposes an area-efficient ECC hardware design that could integrate multiple ECC algorithms. The proposed design is deployed on both ASIC and FPGA platforms. Four well-known ECC-based Digital Signature Algorithms (DSAs), which are the Edwards-curve Digital Signature Algorithm (EdDSA) with Curve25519, Elliptic Curve Digital Signature Algorithm (ECDSA) with National Institute of Standards and Technology (NIST) Curve P-256, P-384, and P-521, are implemented. Furthermore, the design supports all DSA schemes: public-key generation, signature generation, and verification. We also provide optimized calculation flows for modular multiplication, modular inversion, point addition, point doubling, and Elliptic Curve Point Multiplication (ECPM) for two different elliptic curves: the NIST curve and Edward curve, on a unique architecture. The calculation processes are designed in projective coordinates and optimized in time and space to achieve a high level of parallelism. The proposed ECC processor could run up to 102-MHz on ASIC 180-nm and 109.7-MHz on Xilinx Virtex-7. In terms of area, The processor occupies 377,471 gates with 4.87-<inline-formula> <tex-math notation="LaTeX">$mm^{2}$ </tex-math></inline-formula> on the ASIC platform and 11,401 slices on the FPGA platform. The experimental results show that our combinational design achieves area-efficient even when compared with other single-functional architecture on both ASIC and FPGA. |
| first_indexed | 2024-04-10T09:15:14Z |
| format | Article |
| id | doaj.art-59c63d9e8723449db90bb38b01a56f3d |
| institution | Directory Open Access Journal |
| issn | 2169-3536 |
| language | English |
| last_indexed | 2024-04-10T09:15:14Z |
| publishDate | 2023-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Access |
| spelling | doaj.art-59c63d9e8723449db90bb38b01a56f3d2023-02-21T00:00:41ZengIEEEIEEE Access2169-35362023-01-01114879489410.1109/ACCESS.2023.323640610015763Multi-Functional Resource-Constrained Elliptic Curve Cryptographic ProcessorBinh Kieu Do-Nguyen0https://orcid.org/0000-0001-7240-7203Cuong Pham-Quoc1https://orcid.org/0000-0003-2917-1244Ngoc-Thinh Tran2https://orcid.org/0000-0003-3899-7566Cong-Kha Pham3https://orcid.org/0000-0001-5255-4919Trong-Thuc Hoang4https://orcid.org/0000-0002-4078-0836Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo, JapanDepartment of Computer Engineering, Ho Chi Minh City University of Technology (HCMUT), Ho Chi Minh City, VNU-HCM, VietnamDepartment of Computer Engineering, Ho Chi Minh City University of Technology (HCMUT), Ho Chi Minh City, VNU-HCM, VietnamDepartment of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo, JapanDepartment of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo, JapanWith the rising data evolution, the demand for secured communications over networks is rising immensely. Elliptic Curve Cryptography (ECC) provides an attractive solution to fulfill the requirements of modern network applications. Many proposals published over the year over different variants of ECC satisfied some of the issues. Nevertheless, modern network applications such as Internet-of-Thing (IoT) and Software-Defined Networking (SDN) put the requirements on various aspects and can only be solved by different ECC algorithms. Looking at this point of view, an efficient architecture that could combine multiple ECC algorithms becomes an urgent request. In addition, even though many investigations of ECC on Field-Programmable Gate Arrays (FPGA), an efficient architecture that could be well-deployed on Application-Specific Integrated Circuit (ASIC) needs to get more study. Therefore, this paper proposes an area-efficient ECC hardware design that could integrate multiple ECC algorithms. The proposed design is deployed on both ASIC and FPGA platforms. Four well-known ECC-based Digital Signature Algorithms (DSAs), which are the Edwards-curve Digital Signature Algorithm (EdDSA) with Curve25519, Elliptic Curve Digital Signature Algorithm (ECDSA) with National Institute of Standards and Technology (NIST) Curve P-256, P-384, and P-521, are implemented. Furthermore, the design supports all DSA schemes: public-key generation, signature generation, and verification. We also provide optimized calculation flows for modular multiplication, modular inversion, point addition, point doubling, and Elliptic Curve Point Multiplication (ECPM) for two different elliptic curves: the NIST curve and Edward curve, on a unique architecture. The calculation processes are designed in projective coordinates and optimized in time and space to achieve a high level of parallelism. The proposed ECC processor could run up to 102-MHz on ASIC 180-nm and 109.7-MHz on Xilinx Virtex-7. In terms of area, The processor occupies 377,471 gates with 4.87-<inline-formula> <tex-math notation="LaTeX">$mm^{2}$ </tex-math></inline-formula> on the ASIC platform and 11,401 slices on the FPGA platform. The experimental results show that our combinational design achieves area-efficient even when compared with other single-functional architecture on both ASIC and FPGA.https://ieeexplore.ieee.org/document/10015763/ASICcryptography processorelliptic curveFPGA |
| spellingShingle | Binh Kieu Do-Nguyen Cuong Pham-Quoc Ngoc-Thinh Tran Cong-Kha Pham Trong-Thuc Hoang Multi-Functional Resource-Constrained Elliptic Curve Cryptographic Processor IEEE Access ASIC cryptography processor elliptic curve FPGA |
| title | Multi-Functional Resource-Constrained Elliptic Curve Cryptographic Processor |
| title_full | Multi-Functional Resource-Constrained Elliptic Curve Cryptographic Processor |
| title_fullStr | Multi-Functional Resource-Constrained Elliptic Curve Cryptographic Processor |
| title_full_unstemmed | Multi-Functional Resource-Constrained Elliptic Curve Cryptographic Processor |
| title_short | Multi-Functional Resource-Constrained Elliptic Curve Cryptographic Processor |
| title_sort | multi functional resource constrained elliptic curve cryptographic processor |
| topic | ASIC cryptography processor elliptic curve FPGA |
| url | https://ieeexplore.ieee.org/document/10015763/ |
| work_keys_str_mv | AT binhkieudonguyen multifunctionalresourceconstrainedellipticcurvecryptographicprocessor AT cuongphamquoc multifunctionalresourceconstrainedellipticcurvecryptographicprocessor AT ngocthinhtran multifunctionalresourceconstrainedellipticcurvecryptographicprocessor AT congkhapham multifunctionalresourceconstrainedellipticcurvecryptographicprocessor AT trongthuchoang multifunctionalresourceconstrainedellipticcurvecryptographicprocessor |