Formal Verification of Real-Time System Requirements
The methodology of system requirements verification presented in this paper is a proposition of a practical procedure for reducing some negatives of the specification of requirements. The main problem that is considered is to create a complete description of the system requirements without any negat...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
AGH University of Science and Technology Press
2000-01-01
|
| Series: | Computer Science |
| Subjects: | |
| Online Access: | http://www.csci.agh.edu.pl/25/1/cs2000%2D05.pdf |
| _version_ | 1818766481532387328 |
|---|---|
| author | Marcin Szpyrka |
| author_facet | Marcin Szpyrka |
| author_sort | Marcin Szpyrka |
| collection | DOAJ |
| description | The methodology of system requirements verification presented in this paper is a proposition of a practical procedure for reducing some negatives of the specification of requirements. The main problem that is considered is to create a complete description of the system requirements without any negatives. Verification of the initially defined requirements is based on the coloured Petri nets. Those nets are useful for testing some properties of system requirements such as completeness, consistency and optimality. An example ofthe litt controller is presented. |
| first_indexed | 2024-12-18T08:34:40Z |
| format | Article |
| id | doaj.art-5dad22f3aa4247cf9d020290c7995aed |
| institution | Directory Open Access Journal |
| issn | 1508-2806 |
| language | English |
| last_indexed | 2024-12-18T08:34:40Z |
| publishDate | 2000-01-01 |
| publisher | AGH University of Science and Technology Press |
| record_format | Article |
| series | Computer Science |
| spelling | doaj.art-5dad22f3aa4247cf9d020290c7995aed2022-12-21T21:14:21ZengAGH University of Science and Technology PressComputer Science1508-28062000-01-0121109129Formal Verification of Real-Time System RequirementsMarcin SzpyrkaThe methodology of system requirements verification presented in this paper is a proposition of a practical procedure for reducing some negatives of the specification of requirements. The main problem that is considered is to create a complete description of the system requirements without any negatives. Verification of the initially defined requirements is based on the coloured Petri nets. Those nets are useful for testing some properties of system requirements such as completeness, consistency and optimality. An example ofthe litt controller is presented.http://www.csci.agh.edu.pl/25/1/cs2000%2D05.pdfReal-time systems |
| spellingShingle | Marcin Szpyrka Formal Verification of Real-Time System Requirements Computer Science Real-time systems |
| title | Formal Verification of Real-Time System Requirements |
| title_full | Formal Verification of Real-Time System Requirements |
| title_fullStr | Formal Verification of Real-Time System Requirements |
| title_full_unstemmed | Formal Verification of Real-Time System Requirements |
| title_short | Formal Verification of Real-Time System Requirements |
| title_sort | formal verification of real time system requirements |
| topic | Real-time systems |
| url | http://www.csci.agh.edu.pl/25/1/cs2000%2D05.pdf |
| work_keys_str_mv | AT marcinszpyrka formalverificationofrealtimesystemrequirements |