Low Cost Test Pattern Generation in Scan-Based BIST Schemes
This paper proposes a low-cost test pattern generator for scan-based built-in self-test (BIST) schemes. Our method generates broadcast-based multiple single input change (BMSIC) vectors to fill more scan chains. The proposed algorithm, BMSIC-TPG, is based on our previous work multiple single-input c...
Main Authors: | Guohe Zhang, Ye Yuan, Feng Liang, Sufen Wei, Cheng-Fu Yang |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2019-03-01
|
Series: | Electronics |
Subjects: | |
Online Access: | http://www.mdpi.com/2079-9292/8/3/314 |
Similar Items
-
A Low-Power and Area-Efficient Design of a Weighted Pseudorandom Test-Pattern Generator for a Test-Per-Scan Built-in Self-Test Architecture
by: Vishnupriya Shivakumar, et al.
Published: (2021-01-01) -
A BIST Scheme for Dynamic Comparators
by: Xiao-Bin Tang, et al.
Published: (2022-12-01) -
A BIST Scheme for Bootstrapped Switches
by: Xiao-Bin Tang, et al.
Published: (2021-07-01) -
Adaptive BIST for Concurrent On-Line Testing on Combinational Circuits
by: Vasileios Chioktour, et al.
Published: (2022-10-01) -
Test pattern generator at register transfer level /
by: Lim, Yong Shan, 1992-, author, et al.
Published: (2019)