Data encoding techniques to improve the performance of System on Chip
The concept of System on Chip (SoC) has introduced many opportunities but also many challenges and hurdles in Ultra Large Scale Integration (ULSI). In fact the global interconnects are undergoing a reverse scaling process in SoC which has resulted in a wider, thicker top metal layers and an increase...
Main Authors: | M. Chennakesavulu, T. Jayachandra Prasad, V. Sumalatha |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2022-02-01
|
Series: | Journal of King Saud University: Computer and Information Sciences |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S1319157818306281 |
Similar Items
-
High-level system-on-chip simulator
by: Aleksandr Orlov, et al.
Published: (2012-04-01) -
Embbedded System-on-Chip 3D Localization and Mapping—eSoC-SLAM
by: Eduardo A. Gerlein, et al.
Published: (2021-06-01) -
A Digital-Analog Hybrid System-on-Chip for Capacitive Sensor Measurement and Control
by: Zhenyi Gao, et al.
Published: (2021-01-01) -
Power-efficient memory bus encoding using stride-based stream reconstruction
by: Kuei-Chung Chang, et al.
Published: (2007-04-01) -
HARDWARE IMPLEMENTATION OF PIPELINE BASED ROUTER DESIGN FOR ON-CHIP NETWORK
by: U. Saravanakumar, et al.
Published: (2012-12-01)