Methodology of Firmware Development for ARUZ—An FPGA-Based HPC System
ARUZ is a large scale, massively parallel, FPGA-based reconfigurable computational system dedicated primarily to molecular analysis. This paper presents a methodology for ARUZ firmware development that simplifies the process, offers low-level optimization, and facilitates verification. According to...
Main Authors: | Rafał Kiełbik, Kamil Rudnicki, Zbigniew Mudza, Jarosław Jung |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-09-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/9/9/1482 |
Similar Items
-
Self-Configurable FPGA-Based Computer Systems
by: MELNYK, A., et al.
Published: (2013-05-01) -
Preconditioned Conjugate Gradient Acceleration on FPGA-Based Platforms
by: Pavlos Malakonakis, et al.
Published: (2022-09-01) -
Mapping Processing Elements of Custom Virtual CGRAs onto Reconfigurable Partitions
by: Zbigniew Mudza, et al.
Published: (2022-04-01) -
Shortest path processor using FPGA /
by: 259595 Rizal Kasyrno Ghazali
Published: (1999) -
Field programmable gate array (FPGA) implementation of data encryption standard (DES) /
by: 439988 Kong, Zhi Hui
Published: (1999)