Parallel Architecture Design for OpenVX Kernel Image Processing Functions
Although the traditional programmable processors are highly flexible, their processing speed and perfor-mance are inferior to the application specific integrated circuit (ASIC). Image processing is often a diverse, intensive and repetitive operation, so the processor must balance speed, performance...
Main Author: | PAN Fengrui, LI Tao, XING Lidong, ZHANG Haocong, WU Guanzhong |
---|---|
Format: | Article |
Language: | zho |
Published: |
Journal of Computer Engineering and Applications Beijing Co., Ltd., Science Press
2022-07-01
|
Series: | Jisuanji kexue yu tansuo |
Subjects: | |
Online Access: | http://fcst.ceaj.org/fileup/1673-9418/PDF/2012085.pdf |
Similar Items
-
Parallel Implementation of OpenVX Feature Extraction Functions in Programmable Processing Architecture
by: ZHANG Haocong, LI Tao, XING Lidong, PAN Fengrui
Published: (2022-07-01) -
Design and implementation of an ASIP-based cryptography processor for AES, IDEA, and MD5
by: Karim Shahbazi, et al.
Published: (2017-08-01) -
Research and design of parallel architecture processor for elliptic curve cryptography
by: YANG Xiao-hui, et al.
Published: (2011-01-01) -
Research and design of parallel architecture processor for elliptic curve cryptography
by: YANG Xiao-hui, et al.
Published: (2011-01-01) -
The Design of Optimized RISC Processor for Edge Artificial Intelligence Based on Custom Instruction Set Extension
by: Hyun Woo Oh, et al.
Published: (2023-01-01)