MIMO In-Band-Full-Duplex PLC: Design, Analysis and First Hardware Realization of the Analog Self-Interference Cancellation Stage
In-band full-duplex (IBFD) is an attractive solution for increasing the throughput of Power Line Communication (PLC) systems. In IBFD, each network node is allowed to transmit and receive simultaneously in the same frequency band. This paper discusses the importance of defining figures of merit to a...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2021-01-01
|
| Series: | IEEE Open Journal of the Communications Society |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/9446601/ |
| _version_ | 1819137981943906304 |
|---|---|
| author | Davide Righini Andrea M. Tonello |
| author_facet | Davide Righini Andrea M. Tonello |
| author_sort | Davide Righini |
| collection | DOAJ |
| description | In-band full-duplex (IBFD) is an attractive solution for increasing the throughput of Power Line Communication (PLC) systems. In IBFD, each network node is allowed to transmit and receive simultaneously in the same frequency band. This paper discusses the importance of defining figures of merit to analyze IBFD performance, which is often forgotten by the literature that addresses IBFD from a pure system level and signal processing perspective. This is because in IBFD hardware-related aspects are of great importance. The focus is then given to the first self-interference (SI) cancellation stage, namely the analog coupling and self-interference cancellation stage (ASICS). Two architectures are considered. A detailed analysis is offered by taking into account circuit-level aspects. A broadband multiple conductor PLC scenario is assumed to enable multiple-input multiple-output (MIMO) IBFD communication. The first considered architecture performs SI subtraction exploiting operational amplifiers. The second proposed architecture exploits the characteristics of a three ports magnetic circuit together with a signal generator to remove the SI. Design, analysis, and hardware realization of these circuits have been done to compare and show the practical feasibility of the ASICS for PLC, well known to be challenged by its line impedance matching problems and severe frequency selective channel characteristics. This paper is the first documented contribution of the IBFD ASICS for <inline-formula> <tex-math notation="LaTeX">$2\times 2$ </tex-math></inline-formula> MIMO broadband PLC physically realized and tested in the field. |
| first_indexed | 2024-12-22T10:59:31Z |
| format | Article |
| id | doaj.art-64f9ac83aa914fb49234e47476a3742f |
| institution | Directory Open Access Journal |
| issn | 2644-125X |
| language | English |
| last_indexed | 2024-12-22T10:59:31Z |
| publishDate | 2021-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Open Journal of the Communications Society |
| spelling | doaj.art-64f9ac83aa914fb49234e47476a3742f2022-12-21T18:28:33ZengIEEEIEEE Open Journal of the Communications Society2644-125X2021-01-0121344135710.1109/OJCOMS.2021.30858309446601MIMO In-Band-Full-Duplex PLC: Design, Analysis and First Hardware Realization of the Analog Self-Interference Cancellation StageDavide Righini0https://orcid.org/0000-0002-2786-1092Andrea M. Tonello1https://orcid.org/0000-0002-9873-2407Networked and Embedded Systems, University of Klagenfurt, Klagenfurt, AustriaNetworked and Embedded Systems, University of Klagenfurt, Klagenfurt, AustriaIn-band full-duplex (IBFD) is an attractive solution for increasing the throughput of Power Line Communication (PLC) systems. In IBFD, each network node is allowed to transmit and receive simultaneously in the same frequency band. This paper discusses the importance of defining figures of merit to analyze IBFD performance, which is often forgotten by the literature that addresses IBFD from a pure system level and signal processing perspective. This is because in IBFD hardware-related aspects are of great importance. The focus is then given to the first self-interference (SI) cancellation stage, namely the analog coupling and self-interference cancellation stage (ASICS). Two architectures are considered. A detailed analysis is offered by taking into account circuit-level aspects. A broadband multiple conductor PLC scenario is assumed to enable multiple-input multiple-output (MIMO) IBFD communication. The first considered architecture performs SI subtraction exploiting operational amplifiers. The second proposed architecture exploits the characteristics of a three ports magnetic circuit together with a signal generator to remove the SI. Design, analysis, and hardware realization of these circuits have been done to compare and show the practical feasibility of the ASICS for PLC, well known to be challenged by its line impedance matching problems and severe frequency selective channel characteristics. This paper is the first documented contribution of the IBFD ASICS for <inline-formula> <tex-math notation="LaTeX">$2\times 2$ </tex-math></inline-formula> MIMO broadband PLC physically realized and tested in the field.https://ieeexplore.ieee.org/document/9446601/In-band-full-duplexMIMOpower line communicationsself-interference cancellationtransceiver design |
| spellingShingle | Davide Righini Andrea M. Tonello MIMO In-Band-Full-Duplex PLC: Design, Analysis and First Hardware Realization of the Analog Self-Interference Cancellation Stage IEEE Open Journal of the Communications Society In-band-full-duplex MIMO power line communications self-interference cancellation transceiver design |
| title | MIMO In-Band-Full-Duplex PLC: Design, Analysis and First Hardware Realization of the Analog Self-Interference Cancellation Stage |
| title_full | MIMO In-Band-Full-Duplex PLC: Design, Analysis and First Hardware Realization of the Analog Self-Interference Cancellation Stage |
| title_fullStr | MIMO In-Band-Full-Duplex PLC: Design, Analysis and First Hardware Realization of the Analog Self-Interference Cancellation Stage |
| title_full_unstemmed | MIMO In-Band-Full-Duplex PLC: Design, Analysis and First Hardware Realization of the Analog Self-Interference Cancellation Stage |
| title_short | MIMO In-Band-Full-Duplex PLC: Design, Analysis and First Hardware Realization of the Analog Self-Interference Cancellation Stage |
| title_sort | mimo in band full duplex plc design analysis and first hardware realization of the analog self interference cancellation stage |
| topic | In-band-full-duplex MIMO power line communications self-interference cancellation transceiver design |
| url | https://ieeexplore.ieee.org/document/9446601/ |
| work_keys_str_mv | AT daviderighini mimoinbandfullduplexplcdesignanalysisandfirsthardwarerealizationoftheanalogselfinterferencecancellationstage AT andreamtonello mimoinbandfullduplexplcdesignanalysisandfirsthardwarerealizationoftheanalogselfinterferencecancellationstage |