FPGA-Based Solution for On-Board Verification of Hardware Modules Using HLS
High-Level Synthesis (HLS) tools provide facilities for the development of specialized hardware accelerators (HWacc). However, the verification stage is still the longest phase in the development life-cycle. Unlike in the software industry, HLS tools lack testing frameworks that could cover the whol...
Main Authors: | Julián Caba, Fernando Rincón, Jesús Barba, José Antonio de la Torre, Juan Carlos López |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-11-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/9/12/2024 |
Similar Items
-
Using HLS to Develop FPGA Heterogeneous Acceleration System: Problems, Optimization Methods and Opportunities
by: XU Cheng, GUO Jinyang, LI Chao, WANG Jing, WANG Taolei, ZHAO Jieru
Published: (2023-08-01) -
FPGA-Based Hyperspectral Lossy Compressor With Adaptive Distortion Feature for Unexpected Scenarios
by: Julian Caba, et al.
Published: (2023-01-01) -
FPGA based automated hardware verification system /
by: Kee, Woei Chee , author, et al.
Published: (2009) -
FPGA-Based Implementation of Ship Detection for Satellite On-Board Processing
by: Ming Xu, et al.
Published: (2022-01-01) -
Hardware-Optimized Architecture of On-Board Registration for Remote-Sensing Images —Take SURF as an Example
by: Xin Du, et al.
Published: (2024-01-01)